High-speed data acquisition circuit design of a digital signal analyzer

被引：0
|
作者：
Lu, T [1 ]
Shi, YB [1 ]
Wang, HJ [1 ]
机构：
[1] UESTC, Sch Automat Engn, Chengdu, Peoples R China
来源：
2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS | 2005年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Digital signal analyzer is one of the most important signal analysis instruments, which can accurately analyze the characteristics of the signal in the time domain and the frequency domain. The design of the high-speed data acquisition circuit of a digital signal analyzer is discussed in this paper. Based on the describing of the whole system structure and the basic theory of the 200MSa/s signal acquiring and DSP processing module of the analyzer, it is discussed in detail that the implementation of the functional circuits in the module. The test methodology of the module is also introduced in the paper. The test result is given.
引用
收藏
页码：1330 / 1333
页数：4
相关论文
共 50 条
  • [31] HIGH-SPEED DATA ACQUISITION APPLICATIONS
    SARTAIN, KA
    ADVANCES IN INSTRUMENTATION AND CONTROL, VOL 44, PT 1-4, 1989, 44 : 881 - 886
  • [32] Signal Integrity Design for High-Speed Digital Circuits: Progress and Directions
    Fan, Jun
    Ye, Xiaoning
    Kim, Jingook
    Archambeault, Bruce
    Orlandi, Antonio
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2010, 52 (02) : 392 - 400
  • [33] DESIGN OF BROADBAND (HIGH-SPEED) SYSTEMS FOR DIGITAL SIGNAL PROCESSING.
    Orlov, Yu.N.
    Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1983, 37-38 (07): : 101 - 102
  • [34] SIGNAL REFLECTION SUPPRESSION METHOD IN HIGH-SPEED DATA ACQUISITION AND PROCESSING SYSTEM
    Zhang, Jun-xing
    Zhao, Ji-yin
    Bo, Chun-juan
    2009 INTERNATIONAL CONFERENCE ON INTELLIGENT HUMAN-MACHINE SYSTEMS AND CYBERNETICS, VOL 2, PROCEEDINGS, 2009, : 241 - +
  • [35] Design and Analysis of High-Speed Parallel Prefix Adder for Digital Circuit Design Applications
    Thakur, Garima
    Sohal, Harsh
    Jain, Shruti
    2020 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PERFORMANCE EVALUATION (COMPE-2020), 2020, : 95 - 100
  • [36] Software Design Based an PLD High-speed Data Acquisition System
    Zhang, Geng
    Xu, Hao
    ADVANCES IN APPLIED SCIENCE AND INDUSTRIAL TECHNOLOGY, PTS 1 AND 2, 2013, 798-799 : 647 - +
  • [37] Design and Development of High-speed Data Acquisition System with Cyclone FPGA
    Kumar, Arvinda C. S.
    Premananda, B. S.
    Kumar, K. J.
    7TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT 2016), 2016,
  • [38] Design and Implementation of ARQ Mechanism in High-Speed Data Acquisition System
    Li, Xiao
    Lv, Jingyang
    SIGNAL AND INFORMATION PROCESSING, NETWORKING AND COMPUTERS (ICSINC), 2019, 550 : 54 - 60
  • [39] High-speed data acquisition and processing design for passive location system
    Zhu Xinkai
    Xu Lixin
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 2085 - 2088
  • [40] Design and implementation of a high-speed data acquisition system based on DSP
    Zuo, Li-Xia
    Deng, Fang-Fang
    Lu, Shan
    Dianli Xitong Baohu yu Kongzhi/Power System Protection and Control, 2010, 38 (13): : 108 - 112
12345