Reduction of leakage current of p-n junction by using air-bridged lateral epitaxial growth technique

被引:2
|
作者
Yamada, A [1 ]
Kawaguchi, Y [1 ]
Yokogawa, T [1 ]
机构
[1] Matsushita Elect Ind Co Ltd, Adv Technol Res Labs, Moriguchi, Osaka 5708501, Japan
关键词
D O I
10.1002/pssc.200303353
中图分类号
O7 [晶体学];
学科分类号
0702 ; 070205 ; 0703 ; 080501 ;
摘要
The reverse bias leakage current of p-n junction devices was drastically reduced by decreasing the threading dislocation density with an air-bridged lateral epitaxial growth (ABLEG) technique in comparison with growing directly on a sapphire substrate. In the wing region of ABLEG-GaN, the threading dislocation density is 10(6) cm(-2) and the wing tilt angle is 0.1degrees. The amount of reduction in the reverse bias leakage current was above two orders of magnitude. The reverse bias leakage current of p-n junction devices is well explained by the Poole-Frenkel conduction model. The energy of the Poole-Frenkel trap level was estimated to be 0.49 eV in the devices directly grown on a sapphire substrate, which have large dislocation density. On the other hand, the trap level estimated in devices on ABLEG, which have low dislocation density, was much shallower. From these results, it is thought that such a deeper trap level is related to threading dislocation in growing directly on sapphire. (C) 2003 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim
引用
收藏
页码:2494 / 2497
页数:4
相关论文
共 50 条
  • [41] Van der Waals epitaxial growth and optoelectronics of a vertical MoS2/WSe2 p-n junction
    Xiao, Yu
    Qu, Junyu
    Luo, Ziyu
    Chen, Ying
    Yang, Xin
    Zhang, Danliang
    Li, Honglai
    Zheng, Biyuan
    Yi, Jiali
    Wu, Rong
    You, Wenxia
    Liu, Bo
    Chen, Shula
    Pan, Anlian
    FRONTIERS OF OPTOELECTRONICS, 2022, 15 (01)
  • [42] Characteristics of trench-refilled 4H-SiC p-n junction diodes fabricated by selective epitaxial growth
    Li, C
    Losee, P
    Seiler, J
    Bhat, I
    Chow, TP
    SILICON CARBIDE AND RELATED MATERIALS 2004, 2005, 483 : 159 - 162
  • [43] Continuous p-n junction with extremely low leakage current for micro-structured solid-state neutron detector applications
    Huang, Kuan-Chih
    Dahal, Rajendra
    Lu, James J. -Q.
    Danon, Yaron
    Bhat, Ishwara B.
    CHEMICAL, BIOLOGICAL, RADIOLOGICAL, NUCLEAR, AND EXPLOSIVES (CBRNE) SENSING XIV, 2013, 8710
  • [44] Scalable large-area solid-state neutron detector with continuous p-n junction and extremely low leakage current
    Huang, Kuan-Chih
    Dahal, Rajendra
    Lu, James J. -Q.
    Weltz, Adam
    Danon, Yaron
    Bhat, Ishwara B.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2014, 763 : 260 - 265
  • [45] Analysis of selective growth of n-type diamond in lateral p-n junction diodes by cross-sectional transmission electron microscopy
    Sato, Kazuki
    Iwasaki, Takayuki
    Hoshino, Yuto
    Kato, Hiromitsu
    Makino, Toshiharu
    Ogura, Masahiko
    Yamasaki, Satoshi
    Nakamura, Shinichi
    Ichikawa, Kimiyoshi
    Sawabe, Atsuhito
    Hatano, Mutsuko
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (05)
  • [46] Growth and characterization of GaAs p-n junctions obtained by the CSVT technique using atomic hydrogen
    Silva-Andrade, F
    Ilinskii, A
    Chávez, F
    Prutskij, T
    Tenorio, F
    Bravo-García, Y
    Peña-Sierra, R
    MODERN PHYSICS LETTERS B, 2001, 15 (17-19): : 752 - 755
  • [47] Current transport study of Schottky and P-N junction solar cells using metal-induced growth poly-Si thin films
    Ji, CH
    Kim, JD
    Anderson, WA
    Materials for Photovoltaics, 2005, 836 : 203 - 208
  • [48] Temporal isolation of surface-acoustic-wave-driven luminescence from a lateral p-n junction using pulsed techniques
    Gell, J. R.
    Ward, M. B.
    Atkinson, P.
    Bremner, S. P.
    Anderson, D.
    Norman, C. E.
    Kataoka, M.
    Barnes, C. H. W.
    Jones, G. A. C.
    Shields, A. J.
    Ritchie, D. A.
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2008, 40 (06): : 1775 - 1779
  • [49] A low-voltage SOI-CMOS LC-tank VCO with double-tuning technique using lateral p-n junction variable capacitance
    Nakamura, Mitsuo
    Shima, Hideki
    Matsuoka, Toshimasa
    Taniguchi, Kenji
    IEICE Transactions on Electronics, 2002, E85-C (07) : 1428 - 1435
  • [50] A low-voltage SOI-CMOS LC-tank VCO with double-tuning technique using lateral P-N junction variable capacitance
    Nakamura, M
    Shima, H
    Matsuoka, T
    Taniguchi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (07): : 1428 - 1435