Analysis of HCS in STI-based LDMOS transistors

被引：14

作者：

Reggiani, Susanna ^{[1
]}

Poli, Stefano ^{[1
]}

Gnani, Elena ^{[1
]}

Gnudi, Antonio ^{[1
]}

Baccarani, Giorgio ^{[1
]}

Denison, Marie ^{[2
]}

Pendharkar, Sameer ^{[2
]}

Wise, Rick ^{[2
]}

Seetharaman, Sridhar ^{[2
]}

机构：

[1] Univ Bologna, ARCES, Dept Elect, Bologna, Italy

[2] Texas Instruments Inc, Dallas, TX USA

来源：

2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM | 2010年

关键词：

TCAD analysis; LDMOS; Hot-carrier stress; MOS-TRANSISTORS; RUGGED LDMOS;

D O I：

10.1109/IRPS.2010.5488712

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A numerical investigation of the hot-carrier behavior of a lateral DMOS transistor with shallow trench isolation (STI) is carried out. The measured drain-current degradation induced by hot-carrier stress (HCS) is nicely reproduced by TCAD results revealing that interface traps are mainly formed at the STI corner close to the channel. The effect of typical device design variations on hot-carrier degradation is analyzed.

引用

页码：881 / 886

页数：6

共 50 条

[21] Insights into Stress-Induced Degradation of STI-based LDMOSFETs by MR-DCIV spectroscopy
He, Yandong
Han, Lin
Zhang, Ganggang
Zhang, Xing
Qi, Congming
Su, Wei
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1151 - 1153
[22] Heat generation analysis in SOI LDMOS power transistors
Roig, J
Flores, D
Urresti, J
Hidalgo, S
Rebollo, J
SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR-ON-INSULATOR STRUCTURES AND DEVICES OPERATING IN A HARSH ENVIRONMENT, 2005, 185 : 167 - 178
[23] A Novel Divided STI-based nLDMOSFET for Suppressing HCI Degradation under High Gate Bias Stress
Mori, Takahiro
Kubo, Shunji
Ipposhi, Takashi
PRODCEEDINGS OF THE 2018 IEEE 30TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2018, : 299 - 302
[24] Mounting LDMOS power transistors
不详
MICROWAVES & RF, 2006, 45 (08) : 118 - 118
[25] Comparative Analysis of VDMOS/LDMOS Power Transistors for RF Amplifiers
Chevaux, Nicolas
De Souza, Maria Merlyne
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2009, 57 (11) : 2643 - 2651
[26] Identifying Failure Mechanisms in LDMOS Transistors by Analytical Stability Analysis
Ferrara, A.
Steeneken, P. G.
Boksteen, B. K.
Heringa, A.
Scholten, A. J.
Schmitz, J.
Hueting, R. J. E.
PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 321 - 324
[27] A comprehensive analysis of LDMOS transistors for analog applications under γ-radiation
Routh, Sujay
Baruah, Ratul Kumar
MICROELECTRONICS RELIABILITY, 2023, 148
[28] PSPHV: A Surface-Potential-Based Model for LDMOS Transistors
Xia, Kejun
McAndrew, Colin C.
van Langevelde, Ronald
Smit, Geert D. J.
Scholten, Andries J.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (12) : 5246 - 5253
[29] Super junction LDMOS transistors - Implementing super junction LDMOS transistors to overcome substrate depletion effects
Park, Il-Yong
Salama, C. Andre T.
IEEE CIRCUITS & DEVICES, 2006, 22 (06): : 10 - 15
[30] The Performance of Dual Gate LDMOS Device with STI & Sinker
Chahar, Suman
Rather, G. M.
2016 7TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE), 2016,

← 1 2 3 4 5 →