共 50 条
- [31] No-flow underfill: Effect of chip placement speed on the void formation using numerical method MICROELECTRONICS JOURNAL, 2021, 114
- [32] Developing Underfill Process in Screening of No-Flow Underfill and Wafer-Applied Underfill Materials for 3D Stacking PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 124 - 129
- [33] Development of a Non-conductive, No-flow Wafer Level Underfill 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1800 - 1804
- [35] Characterization of a No-Flow underfill encapsulant during the solder reflow process 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1253 - 1259
- [36] Applicability of no-flow fluxing encapsulants and Flip Chip technology in volume production 4TH INTERNATIONAL CONFERENCE ON ADHESIVE JOINING AND COATING TECHNOLOGY IN ELECTRONICS MANUFACTURING - PROCEEDINGS, 2000, : 163 - 167
- [37] Viscosity of a no-flow underfill during reflow and its relationship to solder wetting 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 163 - 166
- [38] Void Formation Study of Flip Chip in Package Using No-Flow Underfill IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (04): : 297 - 305
- [40] Thermal characterization of a no-flow underfill material for flip-chip applications ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2005, 229 : U1112 - U1113