A Low Power Multi-Modulus Programmable Divider with TSPC Technology

被引：0
|
作者：
Sun, Jingru [1 ]
Peng, Guanchao [1 ]
Wang, Chunhua [1 ]
Li, Zhan [1 ]
Zhang, Qiujing [1 ]
机构：
[1] Hunan Univ, Sch Comp & Commun, Changsha 410082, Hunan, Peoples R China
来源：
FREQUENZ | 2011年 / 65卷 / 5-6期
关键词：
Low power; TSPC; multi-modulus; programmable; divider; radio frequency; CMOS; FREQUENCY-SYNTHESIZER;
D O I：
10.1515/FREQ.2011.016
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A lower power multi-modulus programmable divider is designed in this paper. The TSPC (True Single Phase Clock) Technology is used and the TSPC D flip-flop with an AND gate embedded is designed, which significantly lower the power dissipation of the programmable divider. It is designed by Cadence in Chartered 0.18 mu m CMOS process, simulated under condition that the supply voltage is 1.8 V, and the frequency of input signal is 1.8 GHz. The simulation result shows that this programmable divider can operate well with achieving multi-modulus frequency dividing from 128 to 254 with step of two. And the whole power dissipation is 3.27 mW from a 1.8 V supply. The designed programmable divider has good stability and low power, and it is easily to expand the range of dividing ratios. It is very suitable for the application of the high stability frequency synthesizer in wireless communication system.
引用
收藏
页码：137 / 142
页数：6
相关论文
共 50 条
  • [1] Low power design of multi-modulus programmable frequency divider
    Wang, S. Y.
    Wu, X. L.
    Wu, J. H.
    Zhang, M.
    ELECTRONICS LETTERS, 2009, 45 (20) : 1017 - 1018
  • [2] Low-power 25.4-33.5 GHz programmable multi-modulus frequency divider
    Liu, Faen
    Wang, Zhigong
    Li, Zhiqun
    Li, Qin
    Yang, Geliang
    Guo, Ting
    ELECTRONICS LETTERS, 2014, 50 (15) : 1067 - 1068
  • [3] A low-power multi-modulus divider in 0.6μm digital CMOS technology
    Zarei, H
    Shoaei, O
    Fakhraie, SM
    Zakeri, MM
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 359 - 362
  • [4] A power reduction technique for multi-modulus divider
    Huang, Fuqing
    Wu, Jianhui
    Ji, Xincun
    Zhang, Meng
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (02) : 211 - 224
  • [5] A low-power CMOS multi-modulus dynamic frequency divider
    Sharaf, Khaled M.
    PROCEEDINGS OF THE 25TH NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2008, 2008,
  • [6] A 13GHz Low Power Multi-Modulus Divider Implemented in 0.13μm SiGe Technology
    Ray, Mark
    Souder, William
    Ratcliff, Marcus
    Dai, Foster
    Irwin, J. David
    2009 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUTS IN RF SYSTEMS, DIGEST OF PAPERS, 2009, : 140 - 143
  • [7] An mmWave Frequency Range Multi-Modulus Programmable Divider for FMCW Radar Applications
    Mantha, Sresthavadhani
    Edakkadan, Adithya Sunil
    Sahni, Arpit
    Srivastava, Abhishek
    2023 36TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2023 22ND INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2023, : 407 - 412
  • [8] An Adaptive Multi-modulus Frequency Divider
    Yuan Hengzhou
    Ma Zhuo
    Guo Yang
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [9] A Low-power, Robust Multi-modulus Frequency Divider for Automotive Radio Applications
    Hoeppner, Sebastian
    Schueffny, Rene
    Nemes, Marcus
    MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 205 - +
  • [10] A 10 GHz Low-Power Multi-Modulus Frequency Divider using Extended True Single-Phase Clock (E-TSPC) Logic
    Jung, M.
    Fuhrmann, J.
    Ferizi, A.
    Fischer, G.
    Weigel, R.
    Ussmueller, T.
    2012 7TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2012, : 508 - 511
12345