Minimization of crosstalk noise, delay and power using a modified bus invert technique

被引：16

作者：

Lampropoulos, M ^{[1
]}

Al-Hashimi, BM ^{[1
]}

Rosinger, P ^{[1
]}

机构：

[1] Univ Southampton, Sch ECS, Southampton SO9 5NH, Hants, England

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/DATE.2004.1269094

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Previously reported bus encoding approaches reduce crosstalk delay but they ignore the effects of inductive coupling between the bus lines, i.e. crosstalk noise. Aiming to solve this issue, this paper presents a modified bus-invert technique which minimizes crosstalk noise, as well as delay and power at the expense of a small area overhead.

引用

页码：1372 / 1373

页数：2

共 50 条

[41] Weak bus determination and Real power loss minimization using Grey Wolf Optimization
Raj, Saurav
Bhattacharyya, Biplab
2016 IEEE 6TH INTERNATIONAL CONFERENCE ON POWER SYSTEMS (ICPS), 2016,
[42] Suppression of interferometric crosstalk and ASE noise using a polarization multiplexing technique and an SOA
Zheng, XY
Liu, FH
Wolfson, D
Kloch, A
IEEE PHOTONICS TECHNOLOGY LETTERS, 2000, 12 (08) : 1091 - 1093
[43] Path Delay Test in the Presence of Multi-Aggressor Crosstalk, Power Supply Noise and Ground Bounce
Asokan, A.
Todri-Sania, A.
Bosio, A.
Dilillo, L.
Girard, P.
Pravossoudovitch, S.
Virazel, A.
PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 207 - 212
[44] Implementation of Arbitrary Circuits Using Modified Constant Delay Technique
Thota, Leela Krishna
Ayakumar, Selva Kumar J.
2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 276 - 280
[45] Simultaneous interconnect delay and crosstalk noise optimization through gate sizing using game theory
Hanchate, Narender
Ranganathan, Nagarajan
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (08) : 1011 - 1023
[46] Off-chip bus power minimization using serialization with cache-based encoding
Mohammad, Khader
Kabeer, Ahsan
Taha, Tarek M.
Owaida, Muhsen
Washha, Mandi
MICROELECTRONICS JOURNAL, 2016, 54 : 138 - 149
[47] Reduction of Crosstalk Noise and Delay in VLSI Interconnects Using Schmitt Trigger as a Buffer and Wire Sizing
Singh, Shikha
Verma, V. Sulochana
ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 677 - 686
[48] A Modified GrabCut Using a Clustering Technique to Reduce Image Noise
Lee, GangSeong
Lee, SangHun
Kim, GaOn
Park, JongHun
Park, YoungSoo
SYMMETRY-BASEL, 2016, 8 (07):
[49] A game-theoretic framework for multimetric optimization of interconnect delay, power, and crosstalk noise during wire sizing
Hanchate, Narender
Ranganathan, Nagarajan
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2006, 11 (03) : 711 - 739
[50] Scalable Dynamic Technique for Accurately Predicting Power-Supply Noise and Path Delay
Rao, Sushmita Kadiyala
Robucci, Ryan
Patel, Chintan
2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,

← 1 2 3 4 5 →