Reduction of Thermal Stress in Copper TSV due to Annealing by Low TEC Copper

被引:1
|
作者
Dinh, V. Q. [1 ,2 ]
Kondo, K. [1 ]
Hirato, T. [2 ]
机构
[1] Fine Feature Electrodeposit Res Lab, Osaka 5941157, Japan
[2] Kyoto Univ, Dept Energy Sci & Technol, Kyoto 6068501, Japan
关键词
D O I
10.1149/08608.0017ecst
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Copper through-silicon via (TSV) is the key technology used in 3D packaging. During the fabrication process, copper TSV is exposed to a high temperature between 400 degrees C and 600 degrees C. For conventional copper TSV, we observed the cracks at the bottom of TSV after annealing at 500 degrees C and a very high copper extrusion height, which destroys the overlying layers above the TSV. We also succeeded to prevent cracks at the bottom of the TSV and reduce the copper extrusion height by using the low thermal expansion coefficient (TEC) copper.
引用
收藏
页码:17 / 21
页数:5
相关论文
共 50 条
  • [1] Thermal Stress Reduction of Copper Through Silicon Via (TSV) with Annealing
    Van Quy Dinh
    Kondo, Kazuo
    Van Ha Hoang
    Hirato, Tetsuji
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (11) : P689 - P692
  • [2] The Influence of Annealing on Characteristics of Copper in TSV
    Feng, Xue
    Hang, Tao
    Li, Ming
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2015, 4 (12) : P451 - P455
  • [3] Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication
    A. Heryanto
    W.N. Putra
    A. Trigg
    S. Gao
    W.S. Kwon
    F.X. Che
    X.F. Ang
    J. Wei
    R. I Made
    C.L. Gan
    K.L. Pey
    Journal of Electronic Materials, 2012, 41 : 2533 - 2542
  • [4] Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication
    Heryanto, A.
    Putra, W. N.
    Trigg, A.
    Gao, S.
    Kwon, W. S.
    Che, F. X.
    Ang, X. F.
    Wei, J.
    Made, R. I.
    Gan, C. L.
    Pey, K. L.
    JOURNAL OF ELECTRONIC MATERIALS, 2012, 41 (09) : 2533 - 2542
  • [5] Reduction of resistivity of electroplated copper by rapid thermal annealing
    Chang, SC
    Shieh, JM
    Dai, BT
    Feng, MS
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2002, 5 (06) : C67 - C70
  • [6] Stress control during thermal annealing of copper interconnects
    Yang, C. -C.
    Witt, C.
    Wang, P. -C.
    Edelstein, D.
    Rosenberg, R.
    APPLIED PHYSICS LETTERS, 2011, 98 (05)
  • [7] Variation of Thermal Stress in TSV Structures Caused by Crystallinity of Electroplated Copper Interconnections
    Liu, Jiatong
    Suzuki, Ken
    Miura, Hideo
    2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,
  • [8] Bath Chemistry and Copper Overburden as influencing Factors of the TSV Annealing
    Saettler, P.
    Boettcher, M.
    Rudolph, Catharina
    Wolter, K. -J.
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1753 - 1758
  • [9] Annealing process thermal stress evaluation for LSI copper conductors
    Inoue, Takao
    Miyagaki, Aki
    Onishi, Takashi
    Yoshikawa, Tetsuya
    R and D: Research and Development Kobe Steel Engineering Reports, 2002, 52 (02): : 78 - 82
  • [10] STRESS ANNEALING IN COPPER FILMS
    HOFFMAN, RW
    STORY, HS
    JOURNAL OF APPLIED PHYSICS, 1956, 27 (02) : 193 - 193