共 50 条
- [42] A practical approach to the formal verification of SoC's with symbolic model-checking SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 98 - 110
- [43] FSM modeling of synchronous VHDL design for symbolic model checking PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 363 - 366
- [44] Using MTBDDs for discrete timed symbolic model checking EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 182 - 187
- [45] Model Checking in Parallel Logic Controllers Design and Verification PROCEEDINGS OF THE 2015 FEDERATED CONFERENCE ON SOFTWARE DEVELOPMENT AND OBJECT TECHNOLOGIES, 2017, 511 : 35 - 53
- [46] Verification of Process Operations using Model Checking 2009 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION SCIENCE AND ENGINEERING, 2009, : 415 - 420
- [47] Symbolic Model Checking: A Comprehensive Review for Critical System Design ADVANCES IN DATA AND INFORMATION SCIENCES, 2022, 318 : 693 - 703
- [48] Diagnosability verification using LTL model checking Discrete Event Dynamic Systems, 2022, 32 : 399 - 433
- [49] Symbolic Model Checking Commitment Protocols Using Reduction DECLARATIVE AGENT LANGUAGES AND TECHNOLOGIES VIII (DALT), 2011, 6619 : 185 - 203
- [50] Diagnosability verification using LTL model checking DISCRETE EVENT DYNAMIC SYSTEMS-THEORY AND APPLICATIONS, 2022, 32 (03): : 399 - 433