共 50 条
- [41] Two-stage placement for VLSI analogue layout designs IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2006, 153 (03): : 274 - 280
- [44] A validation of Bayesian finite element model updating for linear dynamics IMAC - PROCEEDINGS OF THE 17TH INTERNATIONAL MODAL ANALYSIS CONFERENCE, VOLS I AND II, 1999, 3727 : 1545 - 1555