A 5GS/s 8-bit ADC with Self-Calibration in 0.18 μm SiGe BiCMOS Technology

被引：0
|
作者：
Wang, Dong [1 ,2 ]
Luan, Jian [1 ]
Guo, Xuan [1 ]
Zhou, Lei [1 ]
Wu, Danyu [1 ]
Liu, Huasen [1 ,2 ]
Ding, Hao [3 ]
Wu, Jin [1 ]
Liu, Xinyu [1 ]
机构：
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Sch Microelect, Beijing 100049, Peoples R China
[3] Airforce Engn Univ, Grad Sch, Xian 710051, Shaanxi, Peoples R China
来源：
ELECTRONICS | 2019年 / 8卷 / 02期
关键词：
folding and interpolating; time-interleaved; analog-to-digital converter; SiGe BiCMOS; self-calibration; INTERLEAVED SAR ADC; TO-DIGITAL CONVERTER; FLASH ADC; TRANSCEIVER; SPEED; CMOS;
D O I：
10.3390/electronics8020253
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 5 GS/s 8-bit analog-to-digital converter (ADC) implemented in 0.18 m SiGe BiCMOS technology has been demonstrated. The proposed ADC is based on two-channel time-interleaved architecture, and each sub-ADC employs a two-stage cascaded folding and interpolating topology of radix-4. An open loop track-and-hold amplifier with enhanced linearity is designed to meet the dynamic performance requirement. The on-chip self-calibration technique is introduced to compensate the interleaving mismatches between two sub-ADCs. Measurement results show that the spurious free dynamic range (SFDR) stays above 44.8 dB with a peak of 53.52 dB, and the effective number of bits (ENOB) is greater than 5.8 bit with a maximum of 6.97 bit up to 2.5 GS/s. The ADC exhibits a differential nonlinearity (DNL) of -0.31/+0.23 LSB (least significant bit) and an integral nonlinearity (INL) of -0.68/+0.68 LSB, respectively. The chip occupies an area of 3.9 x 3.6 mm(2), consumes a total power of 2.8 W, and achieves a figure of merit (FoM) of 10 pJ/conversion step.
引用
收藏
页数：14
相关论文
共 50 条
  • [21] An 8-bit 500MHz Two-Step ADC in 0.13-μm SiGe BiCMOS
    Chen, Po-Hsin
    Peckerar, Martin
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 245 - 248
  • [22] A 14-bit 2.5GS/s and 5GS/s RF Sampling ADC with Background Calibration and Dither
    Ali, Ahmed M. A.
    Dinc, Huseyin
    Bhoraskar, Paritosh
    Puckett, Scott
    Morgan, Andy
    Zhu, Ning
    Yu, Qicheng
    Dillon, Chris
    Gray, Bryce
    Lanford, Jon
    McShea, Matt
    Mehta, Ushma
    Bardsley, Scott
    Derounian, Peter
    Bunch, Ryan
    Moore, Ralph
    Taylor, Gerry
    2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
  • [23] An 8-bit 12.5-GSample/s SiGe ADC
    Ghetmiri, Shohreh
    Salama, C. A. T.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (03) : 381 - 395
  • [24] An 8-bit 12.5-GSample/s SiGe ADC
    Shohreh Ghetmiri
    C. A. T. Salama
    Analog Integrated Circuits and Signal Processing, 2010, 63 : 381 - 395
  • [25] An 8-bit 200 Ms/s 500 mW BiCMOS ADC
    Nishida, Y
    Sone, K
    Amano, K
    Matsuba, S
    Yukawa, A
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (02) : 328 - 333
  • [26] Design of a Novel 8-bit 0.35-μm BiCMOS Pipelined ADC
    Xi, Gaijuan
    Liu, Hongxia
    Yu, XiangHong
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 342 - +
  • [27] A 3.8 Gs/s, 75mW, 10 bit continuous time bandpass ΣΔ ADC in 0.25 μm SiGe BiCMOS technology
    Thandri, Bharath Kumar
    Martinez, Jose Silva
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 669 - +
  • [28] A 40 Gs/s Time Interleaved ADC Using SiGe BiCMOS Technology
    Chu, Michael
    Jacob, Philip
    Kim, Jin-Woo
    LeRoy, Mitchell R.
    Kraft, Russell P.
    McDonald, John F.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (02) : 380 - 390
  • [29] MDAC Design for an 8-bit 40 MS/s Pipelined ADC in a 0.18μm CMOS Process
    Dendouga, Abdelghani
    Oussalah, Slimane
    Lakhdar, Nacereddine
    Lakehal, Brahim
    2018 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRICAL ENGINEERING (ICCEE), 2018, : 160 - 162
  • [30] A NMOS Bulk Voltage Trimming Offset Calibration Technique for a 6-bit 5GS/s Flash ADC
    Vassou, Ch
    Mountrichas, L.
    Siskos, S.
    2012 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2012, : 5 - 8
12345