Hardware Accelerator Design for Tracking in Smart Camera

被引：0
|
作者：
Singh, Sanjay [1 ]
Dunga, Srinivasa Murali [1 ]
Saini, Ravi [1 ]
Mandal, A. S. [1 ]
Shekhar, Chandra [1 ]
Vohra, Anil [2 ]
机构：
[1] CSIR, CEERI, Pilani, Rajasthan, India
[2] Kurukshetra Univ, Dept Elect Sci, Kurukshetra, Haryana, India
来源：
INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011) | 2011年 / 8285卷
关键词：
Object Tracking; Smart Camera; FPGA Implementation;
D O I：
10.1117/12.913589
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Smart Cameras are important components in video analysis. For video analysis, smart cameras needs to detect interesting moving objects, track such objects from frame to frame, and perform analysis of object track in real time. Therefore, the use of real-time tracking is prominent in smart cameras. The software implementation of tracking algorithm on a general purpose processor (like PowerPC) could achieve low frame rate far from real-time requirements. This paper presents the SIMD approach based hardware accelerator designed for real-time tracking of objects in a scene. The system is designed and simulated using VHDL and implemented on Xilinx XUP Virtex-IIPro FPGA. Resulted frame rate is 30 frames per second for 250x200 resolution video in gray scale.
引用
收藏
页数：5
相关论文
共 50 条
  • [41] The hardware design for a genetic algorithm accelerator for packet scheduling problems
    Lee, Yang-Han
    Jan, Yih-Guang
    Chou, Yun-Hsih
    Tseng, Hsien-Wei
    Chuang, Ming-Hsueh
    Sheu, Shiann-Tsong
    Chuang, Yue-Ru
    Shen, Jei-Jung
    Fan, Chun-Chieh
    Tamkang Journal of Science and Engineering, 2008, 11 (02): : 165 - 174
  • [42] Invited: Accelerator Design with Decoupled Hardware Customizations: Benefits and Challenges
    Pal, Debjit
    Lai, Yi-Hsiang
    Xiang, Shaojie
    Zhang, Niansong
    Chen, Hongzheng
    Casas, Jeremy
    Cocchini, Pasquale
    Yang, Zhenkun
    Yang, Jin
    Pouchet, Louis-Noel
    Zhang, Zhiru
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1351 - 1354
  • [43] Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator
    Fan, Hongxiang
    Ferianc, Martin
    Que, Zhiqiang
    Li, He
    Liu, Shuanglong
    Niu, Xinyu
    Luk, Wayne
    27TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2022, 2022, : 250 - 255
  • [44] Design of a hardware accelerator for path planning on the Euclidean distance transform
    Sudha, N.
    Mohan, A. R.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (1-2) : 253 - 264
  • [45] A Survey on Hardware Accelerator Design of Deep Learning for Edge Devices
    Samanta, Anu
    Hatai, Indranil
    Mal, Ashis Kumar
    WIRELESS PERSONAL COMMUNICATIONS, 2024, 137 (03) : 1715 - 1760
  • [46] Learning A Continuous and Reconstructible Latent Space for Hardware Accelerator Design
    Huang, Qijing
    Hong, Charles
    Wawrzynek, John
    Subedar, Mahesh
    Shao, Yakun Sophia
    2022 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2022), 2022, : 277 - 287
  • [47] An hardware accelerator design of Mobile-Net model on FPGA
    Sanjaya, M., V
    Rao, Madhav
    SECOND INTERNATIONAL CONFERENCE ON AIML SYSTEMS 2022, 2022,
  • [48] High performance hardware accelerator for design-error simulation
    Kang, S
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1997, 144 (02): : 81 - 87
  • [49] Tamper Resistant Design of Convolutional Neural Network Hardware Accelerator
    Yu, Haosen
    Sun, Peiyao
    Halak, Basel
    Shanthakumar, Karthik
    Kazmierski, Tomasz
    2023 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM, ASIANHOST, 2023,
  • [50] Design of a giga-bit hardware accelerator for the iSCSI initiator
    Chen, Chung-Ho
    Chung, Yi-Cheng
    Wang, Chen-Hua
    Chen, Han-Chiang
    31ST IEEE CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, 2006, : 257 - +
12345