Hardware Accelerator Design for Tracking in Smart Camera

被引：0

作者：

Singh, Sanjay ^{[1
]}

Dunga, Srinivasa Murali ^{[1
]}

Saini, Ravi ^{[1
]}

Mandal, A. S. ^{[1
]}

Shekhar, Chandra ^{[1
]}

Vohra, Anil ^{[2
]}

机构：

[1] CSIR, CEERI, Pilani, Rajasthan, India

[2] Kurukshetra Univ, Dept Elect Sci, Kurukshetra, Haryana, India

来源：

INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011) | 2011年 / 8285卷

关键词：

Object Tracking; Smart Camera; FPGA Implementation;

D O I：

10.1117/12.913589

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Smart Cameras are important components in video analysis. For video analysis, smart cameras needs to detect interesting moving objects, track such objects from frame to frame, and perform analysis of object track in real time. Therefore, the use of real-time tracking is prominent in smart cameras. The software implementation of tracking algorithm on a general purpose processor (like PowerPC) could achieve low frame rate far from real-time requirements. This paper presents the SIMD approach based hardware accelerator designed for real-time tracking of objects in a scene. The system is designed and simulated using VHDL and implemented on Xilinx XUP Virtex-IIPro FPGA. Resulted frame rate is 30 frames per second for 250x200 resolution video in gray scale.

引用

页数：5

共 50 条

[1] Hardware Accelerator Design for Change Detection in Smart Camera
Singh, Sanjay
Dunga, Srinivasa Murali
Saini, Ravi
Mandal, A. S.
Shekhar, Chandra
Chaudhury, Santanu
Vohra, Anil
INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011), 2011, 8285
[2] Hardware, design and implementation issues on a FPGA-based smart camera
Dias, Fabio
Berry, Francois
Serot, Jocelyn
Marmoiton, Francois
2007 FIRST ACM/IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS, 2007, : 17 - 23
[3] Hardware Design of Cryptographic Accelerator
Hulic, Michal
Vokorokos, Liberios
Adam, Norbert
Fecil'ak, Peter
2018 IEEE 16TH WORLD SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI 2018): DEDICATED TO THE MEMORY OF PIONEER OF ROBOTICS ANTAL (TONY) K. BEJCZY, 2018, : 201 - 206
[4] SCU: A Hardware Accelerator for Smart Contract Execution
Lu, Tao
Peng, Lu
2023 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN, BLOCKCHAIN, 2023, : 356 - 364
[5] Camera Selection for Tracking in Distributed Smart Camera Networks
Tessens, Linda
Morbee, Marleen
Aghajan, Hamid
Philips, Wilfried
ACM TRANSACTIONS ON SENSOR NETWORKS, 2014, 10 (02)
[6] Design of a hardware accelerator for fingerprint alignment
Fons, M.
Fons, F.
Canto, F.
Lopez, M.
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 485 - 488
[7] Hardware Accelerator Design for Data Centers
Yesil, Serif
Ozdal, Muhammet Mustafa
Kim, Taemin
Ayupov, Andrey
Burns, Steven
Ozturk, Ozcan
2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 770 - 775
[8] JPEG hardware accelerator design for FPGA
Duman, Kaan
Cogun, Zfuat
Oektem, Levent
2007 IEEE 15TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS, VOLS 1-3, 2007, : 386 - +
[9] HARDWARE ACCELERATOR OFFLOADS DESIGN VERIFICATION
MOTT, G
NOICE, D
ELECTRONIC PRODUCTS MAGAZINE, 1985, 27 (22): : 63 - 65
[10] Hardware Implementation of a Smart Camera with Keypoint Detection and Description
Ergunay, Selman
Leblebici, Yusuf
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,

← 1 2 3 4 5 →