Zoom-In Feature for Storage-Based Logic Built-In Self-Test

被引:0
|
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/DFT52944.2021.9568357
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Storage-based logic built-in self-test (LBIST) does not require a tester, and enhances the security of a chip. By storing deterministic test data on-chip, it allows a special type of random tests to be applied, where random combinations of deterministic test data are used to form tests. Such tests are more suitable for complex fault models than tests where all the bits are determined randomly. In this context, the paper suggests a zoom-in feature where subsets of the stored test data are used for forming tests. With tests that combine test data from a limited subset, the tests are more focused on detecting target faults. Experimental results for single-cycle gate-exhaustive faults in benchmark circuits demonstrate the effectiveness of the zoom-in feature.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] TEST SCHEDULING AND CONTROL FOR VLSI BUILT-IN SELF-TEST
    CRAIG, GL
    KIME, CR
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1099 - 1109
  • [42] Built-in self-test of molecular electronics-based nanofabrics
    Wang, ZL
    Chakrabarty, K
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 168 - 173
  • [43] RMBITP: a reconfigurable matrix based built-in self-test processor
    VLSI Technology, Richardson, United States
    Microelectron J, 2 (115-127):
  • [44] REALISTIC BUILT-IN SELF-TEST FOR STATIC RAMS
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 26 - 34
  • [45] Built-in self-test methodology for A/D converters
    deVries, R
    Zwemstra, T
    Bruls, EMJG
    Regtien, PPL
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 353 - 358
  • [46] Integration of partial scan and built-in self-test
    AT&T Bell Lab, Princeton, United States
    Journal of Electronic Testing: Theory and Applications (JETTA), 1995, 7 (1-2): : 125 - 137
  • [47] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
  • [48] IMPLEMENTING A BUILT-IN SELF-TEST PLA DESIGN
    TREUER, R
    FUJIWARA, H
    AGARWAL, VK
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 37 - 48
  • [49] BUILT-IN SELF-TEST OF THE INTEL 80386 MICROPROCESSOR
    GELSINGER, PP
    VLSI SYSTEMS DESIGN, 1986, 7 (12): : 54 - 55
  • [50] Improved built-in self-test of sequential circuits
    Jabbari, Hosna
    Muzio, Jon C.
    Sun, Lin
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 78 - 81