ASYNCHRONOUS SWITCHING FOR LOW-POWER OCTAGON NETWORK-ON-CHIP

被引:1
|
作者
El-Moursy, Magdy A. [1 ]
Shawkey, Heba A. [2 ]
机构
[1] Mentor Graph Corp, Cairo, Egypt
[2] Elect Res Inst, Microelect Dept, Cairo, Egypt
关键词
DESIGN;
D O I
10.1109/ICM.2010.5696132
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Asynchronous switching is proposed to achieve low power Network on Chip. Asynchronous switching reduces the power dissipation of the network if the activity factor of the data transfer between two ports alpha(d) is less than A alpha(c)+B alpha(dk).Closed form expressions for power dissipation of Octagon topology are provided for both synchronous and asynchronous switching. The area of the asynchronous switch is 50% greater than the area of the synchronous switch. However, the power dissipation of asynchronous switching could be decreased by up to 73.6%. Asynchronous switching becomes more efficient as technology advances and network density increases. A reduction in power dissipation reaches 81.3% for 256 IPs with the same chip size. Even with clock gating, asynchoronous switching achieves significant power reduction of 76.7% for 75% clock activity factor.
引用
收藏
页码:256 / 259
页数:4
相关论文
共 50 条
  • [21] A Low-Power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip
    Gu, Huaxi
    Xu, Jiang
    Zhang, Wei
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 3 - +
  • [22] Adaptive Body Bias Control Scheme for Ultra Low-power Network-on-Chip Systems
    Ben Ahmed, Akram
    Okuhara, Hayate
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2018), 2018, : 146 - 153
  • [23] Low-cost and low-power unidirectional torus network-on-chip with corner buffer power-gating
    Wang, Feng
    Tang, Xiantuo
    Xing, Zuocheng
    Liu, Hengzhu
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (08) : 1332 - 1348
  • [24] Flexible Virtual Channel Power-Gating for High-Throughput and Low-Power Network-on-Chip
    Wang, Feng
    Tang, Xiantuo
    Wang, Qinglin
    Xing, Zuocheng
    Liu, Hengzhu
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 504 - 511
  • [25] F-Bypass: A Low-Power Network-on-Chip Design Utilizing Bypass to Improve Network Connectivity
    Ouyang, Yiming
    Yuan, Shuaijie
    Li, Jianhua
    Liang, Huaguo
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2024, 20 (04)
  • [26] Low-power low-area network-on-chip architecture using adaptive electronic link buffers
    Sarathy, A.
    Kodi, A. K.
    Louri, A.
    ELECTRONICS LETTERS, 2008, 44 (08) : 512 - 513
  • [27] Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide
    Jyoti Kedia
    Anurag Sharma
    Neena Gupta
    Journal of Optics, 2019, 48 : 557 - 566
  • [28] Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide
    Kedia, Jyoti
    Sharma, Anurag
    Gupta, Neena
    JOURNAL OF OPTICS-INDIA, 2019, 48 (04): : 557 - 566
  • [29] 3D floorplanning of low-power and area-efficient Network-on-Chip architecture
    Xue, Licheng
    Shi, Feng
    Ji, Weixing
    Khan, Haroon-Ur-Rashid
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (05) : 484 - 495
  • [30] Implementing a self-timed low-power java']java accelerator for network-on-chip applications
    Liang, Zheng
    Plosila, Juha
    Yan, Lu
    Sere, Kaisa
    SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2006, : 344 - +