HIGH PERFORMANCE MONTGOMERY MODULAR MULTIPLIER WITH A NEW RECODING METHOD

被引:1
|
作者
Manochehri, Kooroush [1 ]
Sadeghiyan, Babak [1 ]
Pourmozafari, Saadat [1 ]
机构
[1] Amirkabir Univ Technol, Dept Comp Engn & IT, Tehran, Iran
关键词
Montgomery modular multiplication; multi-addition; bitwise subtraction; carry save adder; recoding; EXPONENTIATION;
D O I
10.1142/S0218126611007438
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modular calculations are widely used in many applications, especially in public key cryptography. Such operations are very time consuming, due to their long operands. To improve the performance of these calculations, many methods have been introduced. Montgomery modular multiplication is an example of such a solution to enhance the performance of modular multiplication and modular exponentiation. The radix-2 version of this method is simple and fast for hardware implementation, where multi-operand adders are required for its implementation. So far, Carry-Save-Adder (CSA) gives the best performance for multi-addition. In this paper, we propose a new recoding method for the Montgomery modular multiplier to enhance its performance. This is done through replacing CSA blocks with new blocks that have better performances than CSA in multi-addition calculations. With this replacement, we can theoretically have up to 40% reduction in area gates. In our experiments, we obtained 5.8% area reduction and 3% speed improvement in a hardware implementation. The idea behind our proposed method is the use of bitwise subtraction operator, where no carry propagation is needed. This recoding method of operands can also be used in many aspects of computer arithmetic, algorithms and computational hardware, such as multiplication, exponentiation and etc., in order to enhance their performances.
引用
收藏
页码:531 / 548
页数:18
相关论文
共 50 条
  • [21] Manipulated Lookup Table Method for Efficient High-Performance Modular Multiplier
    Opasatian, Anawin
    Ikeda, Makoto
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (01) : 114 - 127
  • [22] Fast Scalable Radix-4 Montgomery Modular Multiplier
    Wang, Sheng-Hong
    Lin, Wen-Ching
    Ye, Jheng-Hao
    Shieh, Ming-Der
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [23] Montgomery modular multiplier architectures and hardware implementations for an RSA cryptosystem
    Fournaris, AP
    Koufopavlou, O
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 778 - 781
  • [24] FPGA-Based Optimized Design of Montgomery Modular Multiplier
    Abd-Elkader, Ahmed A. H.
    Rashdan, Mostafa
    Hasaneen, El-Sayed A. M.
    Hamed, Hesham F. A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (06) : 2137 - 2141
  • [25] A scalable architecture of high-performance Montgomery multiplier for design reuse
    Chen, HH
    Sun, YH
    Bai, GQ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1251 - 1255
  • [26] Design of high-speed and area-efficient Montgomery modular multiplier for RSA algorithm
    Mukaida, K
    Takenaka, M
    Torii, N
    Masui, S
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 320 - 323
  • [27] Low-latency Scalable Modular Multiplier without Montgomery Algorithm
    Wu, Tao
    Li, Shuguo
    Liu, Litian
    PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 81 - 85
  • [28] Fast Montgomery modular multiplier for Rivest-Shamir-Adleman cryptosystem
    Parihar, Aashish
    Nakhate, Sangeeta
    IET INFORMATION SECURITY, 2019, 13 (03) : 231 - 238
  • [29] CSA-based Design of Feedforward Scalable Montgomery Modular Multiplier
    Wu, Tao
    Li, Shuguo
    Liu, Litian
    2011 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), 2011, : 54 - 59
  • [30] Efficient implementation of digit-serial Montgomery modular multiplier architecture
    Fatemi, Sahar
    Zare, Maryam
    Khavari, Amir Farzad
    Maymandi-Nejad, Mohammad
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 942 - 949