Density requirements drive the need for using a system-level methodology

被引：0
|
作者：
Beal, SW
机构：
来源：
ELECTRONIC DESIGN | 1998年 / 46卷 / 23期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：82 / 82
页数：1
相关论文
共 50 条
  • [31] Dietary PUFAs drive diverse system-level changes in lipid metabolism
    Furse, Samuel
    Virtue, Samuel
    Snowden, Stuart G.
    Vidal-Puig, Antonio
    Stevenson, Philip C.
    Chiarugi, Davide
    Koulman, Albert
    MOLECULAR METABOLISM, 2022, 59
  • [32] System-Level Power Estimation Methodology using Cycle-and Bit-Accurate TLM
    Grammatikakis, Miltos D.
    Politis, Stratos
    Schoellkopf, Jean-Pierre
    Papadas, Constantine
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1125 - 1126
  • [33] Evaluation of Architectures for an ASP MPEG-4 decoder using a system-level design methodology
    García, L
    Reyes, V
    Barreto, D
    Marrero, G
    Bautista, T
    Núñez, A
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 785 - 794
  • [34] SYSTEM-LEVEL REQUIREMENTS DEFINITION UNDER A REVISED DoD ACQUISITION PROCESS
    Kitterman, Richard W.
    Buede, Dennis M.
    INCOSE International Symposium, 1993, 3 (01) : 129 - 136
  • [35] System-level assertions: approach for electronic system-level verification
    Sohofi, Hassan
    Navabi, Zainalabedin
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (03): : 142 - 152
  • [36] A Methodology for System-level Fault Injection Based on Gate-level Faulty Behavior
    Robache, R.
    Boland, J-F
    Thibeault, C.
    Savaria, Y.
    2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
  • [37] Integrating assertion-based verification into system-level synthesis methodology
    Hessabi, S
    Gharehbaghi, AM
    Yaran, BH
    Goudarzi, M
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 232 - 235
  • [38] System-level filter design methodology for WLAN-OFDM transceivers
    Debaillie, B
    Come, B
    Eberle, W
    Donnay, S
    MICROWAVE JOURNAL, 2002, 45 (05) : 268 - +
  • [39] Polychrony for formal refinement-checking in a system-level design methodology
    Talpin, JP
    Le Guernic, P
    Shukla, SK
    Gupta, R
    Doucet, F
    THIRD INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2003, : 9 - 19
  • [40] An Early System-level Thermal Analysis Methodology for Advanced Electronic Subsystems
    Srinivasan, Karthik
    Gupta, Preeti
    Xia, Wenbo
    Feng, Zhigang
    Pan, Stephen
    Traynar, Paul
    Chang, Norman
    PROCEEDINGS 2018 34TH ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT, MODELLING & MANAGEMENT SYMPOSIUM (SEMI-THERM), 2018, : 92 - 97
12345