Area-Efficient 2-D Digital Filter Architectures Possessing Diagonal and Four-Fold Rotational Symmetries

被引:0
|
作者
Chen, Pei-Yu [1 ]
Van, Lan-Da [1 ]
Reddy, Hari C. [2 ,3 ]
Khoo, I-Hung [2 ,3 ]
机构
[1] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan
[2] Calif State Univ Long Beach, Dept Elect Engn, Long Beach, CA 90840 USA
[3] Natl Chiao Tung Univ, Hsinchu, Taiwan
关键词
REALIZATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, two area-efficient two-dimensional (2-D) IIR filter architectures for 2-D transfer function with diagonal and four-fold rotational symmetries are proposed for image processing. For this purpose, two different intermediate transfer functions are applied and the corresponding two new filter architectures are obtained. Under satisfactory average error performance, we determine that the new filter structure requires less multiplier wordlength than the previously published Type-1 filter structure. With the features of less numerator multiplier wordlength and shorter critical path, the proposed diagonal and four-fold rotational symmetry filter architectures can result in 10.17% and 3.35% area reduction with respect to the published Type-1 IIR filter structures with diagonal and four-fold rotational symmetries in terms of synthesis results.
引用
收藏
页数:5
相关论文
共 24 条
  • [1] Type-4 2-D Diagonal and Four-Fold Rotational Symmetry Digital Filter Architectures
    Van, Lan-Da
    Lu, Tsung-Che
    Chen, Pei-Yu
    Reddy, Hari C.
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 115 - 118
  • [2] ASIC Implementation of Area-Efficient, High-Throughput 2-D IIR Filter Using Distributed Arithmetic
    Kumar, Prashant
    Shrivastava, Prabhat Chandra
    Tiwari, Manish
    Dhawan, Amit
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (07) : 2934 - 2957
  • [3] ASIC Implementation of Area-Efficient, High-Throughput 2-D IIR Filter Using Distributed Arithmetic
    Prashant Kumar
    Prabhat Chandra Shrivastava
    Manish Tiwari
    Amit Dhawan
    Circuits, Systems, and Signal Processing, 2018, 37 : 2934 - 2957
  • [4] Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing
    Cardells-Tormo, F
    Molinet, PL
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 209 - 213
  • [5] Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing
    Cardells-Tormo, F
    Molinet, PL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (02) : 105 - 109
  • [6] Architecture for area-efficient 2-D transform in H.264/AVC
    Kuo, YT
    Lin, TY
    Liu, CW
    Jen, CW
    2005 IEEE International Conference on Multimedia and Expo (ICME), Vols 1 and 2, 2005, : 1127 - 1130
  • [7] High-Throughput, Area-Efficient Architecture of 2-D Block FIR Filter Using Distributed Arithmetic Algorithm
    Prashant Kumar
    Prabhat Chandra Shrivastava
    Manish Tiwari
    Ganga Ram Mishra
    Circuits, Systems, and Signal Processing, 2019, 38 : 1099 - 1113
  • [8] High-Throughput, Area-Efficient Architecture of 2-D Block FIR Filter Using Distributed Arithmetic Algorithm
    Kumar, Prashant
    Shrivastava, Prabhat Chandra
    Tiwari, Manish
    Mishra, Ganga Ram
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (03) : 1099 - 1113
  • [9] Polyphase conditions and structures for 2-d quincunx FIR filter banks having quadrantal or diagonal symmetries
    Patwardhan, Pushkar G.
    Patil, Bhushan
    Gadre, Vikrarn M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (09) : 790 - 794
  • [10] An Area-Efficient VLSI Architecture for High-Throughput Computation of the 2-D DWT
    Dai, Yuzhou
    Zhang, Wei
    Shi, Lin
    Li, Qitao
    Wu, Zhuolun
    Liu, Yanyan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025,