A Parallel Architecture for the Partitioning around Medoids (PAM) Algorithm for Scalable Multi-Core Processor Implementation with Applications in Healthcare

被引:8
|
作者
Mushtaq, Hassan [1 ]
Khawaja, Sajid Gul [2 ]
Akram, Muhammad Usman [2 ]
Yasin, Amanullah [1 ]
Muzammal, Muhammad [3 ]
Khalid, Shehzad [4 ]
Khan, Shoab Ahmad [2 ]
机构
[1] Sir Syed CASE Inst Technol, Dept Elect & Comp Engn, Islamabad 44000, Pakistan
[2] Natl Univ Sci & Technol, Dept Comp & Software Engn, CE&ME, Islamabad 44000, Pakistan
[3] Bahria Univ, Dept Comp Sci, Islamabad 44000, Pakistan
[4] Bahria Univ, Dept Comp Engn, Islamabad 44000, Pakistan
关键词
clustering; partitioning around medoids; scalable; parallel; reconfigurable; FPGA; MPSoCs; multi-core processor; time complexity; speedup; EFFICIENT; MANAGEMENT; QUALITY;
D O I
10.3390/s18124129
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Clustering is the most common method for organizing unlabeled data into its natural groups (called clusters), based on similarity (in some sense or another) among data objects. The Partitioning Around Medoids (PAM) algorithm belongs to the partitioning-based methods of clustering widely used for objects categorization, image analysis, bioinformatics and data compression, but due to its high time complexity, the PAM algorithm cannot be used with large datasets or in any embedded or real-time application. In this work, we propose a simple and scalable parallel architecture for the PAM algorithm to reduce its running time. This architecture can easily be implemented either on a multi-core processor system to deal with big data or on a reconfigurable hardware platform, such as FPGA and MPSoCs, which makes it suitable for real-time clustering applications. Our proposed model partitions data equally among multiple processing cores. Each core executes the same sequence of tasks simultaneously on its respective data subset and shares intermediate results with other cores to produce results. Experiments show that the computational complexity of the PAM algorithm is reduced exponentially as we increase the number of cores working in parallel. It is also observed that the speedup graph of our proposed model becomes more linear with the increase in number of data points and as the clusters become more uniform. The results also demonstrate that the proposed architecture produces the same results as the actual PAM algorithm, but with reduced computational complexity.
引用
收藏
页数:17
相关论文
共 40 条
  • [21] POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor
    Wendel, Dieter F.
    Kalla, Ron
    Warnock, James
    Cargnoni, Robert
    Chu, Sam G.
    Clabes, Joachim G.
    Dreps, Daniel
    Hrusecky, David
    Friedrich, Josh
    Islam, Saiful
    Kahle, Jim
    Leenstra, Jens
    Mittal, Gaurav
    Paredes, Jose
    Pille, Juergen
    Restle, Phillip J.
    Sinharoy, Balaram
    Smith, George
    Starke, William J.
    Taylor, Scott
    Van Norstrand, A. James, Jr.
    Weitzel, Stephen
    Williams, Phillip G.
    Zyuban, Victor
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (01) : 145 - 161
  • [22] POWER7™, a highly parallel, scalable multi-core high end server processor
    IBM Research and Development GmbH, Boeblingen 71032, Germany
    不详
    不详
    不详
    IEEE J Solid State Circuits, 1600, 1 (145-161):
  • [23] Multi-Core Processor Based Parallel Implementation For Finding Distribution Vectors In Markov Processes
    Ismail, Muhammad Ali
    2013 SAUDI INTERNATIONAL ELECTRONICS, COMMUNICATIONS AND PHOTONICS CONFERENCE (SIECPC), 2013,
  • [24] Efficient parallel implementation of Gaussian Mixture Model background subtraction algorithm on an embedded multi-core Digital Signal Processor*
    Bariko, Smail
    Arsalane, Assia
    Klilou, Abdessamad
    Abounada, Abdelouahed
    COMPUTERS & ELECTRICAL ENGINEERING, 2023, 110
  • [25] Parallel Implementation Strategy for Content Based Video Copy Detection Using a Multi-core Processor
    Liao, Kaiyang
    Zhao, Fan
    Zhang, Mingzhu
    KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2014, 8 (10): : 3520 - 3537
  • [26] Parallel Implementation Strategy for CoHOG-Based Pedestrian Detection Using a Multi-Core Processor
    Miyamoto, Ryusuke
    Sugano, Hiroki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (11) : 2315 - 2322
  • [27] Parallel Implementation of RX Anomaly Detection on Multi-Core Processors: Impact of Data Partitioning Strategies
    Molero, Jose M.
    Garzon, Ester M.
    Garcia, Inmaculada
    Plaza, Antonio
    HIGH-PERFORMANCE COMPUTING IN REMOTE SENSING, 2011, 8183
  • [28] A Performance evaluation of a Probabilistic Parallel Genetic Algorithm: FPGA vs. Multi-core Processor
    Jewajinda, Yutana
    2013 INTERNATIONAL COMPUTER SCIENCE AND ENGINEERING CONFERENCE (ICSEC), 2013, : 298 - 301
  • [29] High-Speed Realization of Parallel Algorithm for Hash Computation On Multi-Core Cryptographic Processor
    Dai, Qiang
    Dai, Zibin
    Wang, Zhouchuang
    Li, Wei
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2016, : 223 - 227
  • [30] Multi-Core Parallel Implementation of Data Filtering Algorithm for Multi-Beam Bathymetry Data
    Liu, Tianyang
    Xu, Weiming
    Yin, Xiaodong
    Zhao, Xiliang
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON MECHANICAL ENGINEERING AND CONTROL SYSTEMS (MECS2015), 2016, : 346 - 349