Performance and Reliability of High-Mobility Si0.55Ge0.45 p-Channel FinFETs based on Epitaxial Cladding of Si Fins

被引：0

作者：

Mertens, H. ^{[1
]}

Ritzenthaler, R. ^{[1
]}

Hikavyy, A. ^{[1
]}

Franco, J. ^{[1
]}

Lee, J. W. ^{[1
]}

Brunco, D. P. ^{[2
]}

Eneman, G. ^{[1
]}

Witters, L. ^{[1
]}

Mitard, J. ^{[1
]}

Kubicek, S. ^{[1
]}

Devriendt, K. ^{[1
]}

Tsvetanova, D. ^{[1
]}

Milenin, A. P. ^{[1
]}

Vrancken, C. ^{[1
]}

Geypen, J. ^{[1
]}

Bender, H. ^{[1
]}

Groeseneken, G. ^{[1
]}

Vandervorst, W. ^{[1
]}

Barla, K. ^{[1
]}

Collaert, N. ^{[1
]}

Horiguchi, N. ^{[1
]}

Thean, A. V-Y ^{[1
]}

机构：

[1] IMEC, Leuven, Belgium

[2] GLOBALFOUNDRIES, Malta, NY USA

来源：

2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present a comprehensive study of Si0.55Ge0.45-cladded p-channel FinFETs, including a comparison with planar SiGe quantum-well devices. The SiGe-cladded FinFETs exhibit similar to 2x higher hole mobility, similar to 2x better I-ON/I-OFF, and improved DIBL compared to Si control devices. Superior NBTI reliability over equivalent Si FinFETs is demonstrated for cladding thicknesses down to 3 nm. The dependencies of drive current and hole mobility on both SiGe thickness and device width are examined in detail. This analysis shows that SiGe thickness conformality and epitaxial facet control are crucial for the optimization of SiGe-cladded FinFETs.

引用

页数：2

共 50 条

[31] p-channel Ge/Si hetero-nanocrystal based MOSFET memory and its logic array
Yang, Hongguan
Shi, Yi
Lu, Jin
Pu, Lin
Shen, Bo
Zhang, Rong
Zheng, Youdou
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2004, 25 (02): : 179 - 184
[32] Fabrication of high-mobility p-channel poly-Si thin film transistors by self-aligned metal-induced lateral crystallization
Lee, SW
Ihn, TH
Joo, SK
IEEE ELECTRON DEVICE LETTERS, 1996, 17 (08) : 407 - 409
[33] Fabrication of high-mobility p-channel poly-Si thin film transistors by self-aligned metal-induced lateral crystallization
Samsung Co, Kyungki Do, Korea, Republic of
IEEE Electron Device Lett, 8 (407-409):
[34] Synthesis and characterization of Ge-core/a-Si-shell nanowires with conformal shell thickness deposited after gold removal for high-mobility p-channel field-effect transistors
Simanullang, Marolop Dapot Krisman
Wisna, G. Bimananda M.
Usami, Koichi
Oda, Shunri
NANOSCALE ADVANCES, 2020, 2 (04): : 1465 - 1472
[35] High-Performance Si0.45Ge0.55 Implant-Free Quantum Well pFET With Enhanced Mobility by Low-Temperature Process and Transverse Strain Relaxation
Yamaguchi, Shimpei
Witters, Liesbeth Johanna
Mitard, Jerome
Eneman, Geert
Hellings, Geert
Hikavyy, Andriy
Loo, Roger
Horiguchi, Naoto
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (12) : 3985 - 3990
[36] HIGH HOLE MOBILITY IN STRAINED GE CHANNEL OF MODULATION-DOPED P-SI0.5GE0.5/GE/SI1-XGEX HETEROSTRUCTURE
MIYAO, M
MURAKAMI, E
ETOH, H
NAKAGAWA, K
NISHIDA, A
JOURNAL OF CRYSTAL GROWTH, 1991, 111 (1-4) : 912 - 915
[37] Implementation of linearly modulated work function AσB1-σgate electrode and Si0.55Ge0.45 N+ pocket doping for performance improvement in gate stack vertical-TFET
Wadhwa, Girish
Singh, Jeetendra
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (11):
[38] Effect of Ge incorporation on the performance of p-channel polycrystalline Si1-xGex thin-film transistors
Lin, HC
Lin, HY
Chang, CY
SOLID-STATE ELECTRONICS, 1996, 39 (05) : 645 - 651
[39] Implementation of linearly modulated work function AσB1−σ gate electrode and Si0.55Ge0.45 N+ pocket doping for performance improvement in gate stack vertical-TFET
Girish Wadhwa
Jeetendra Singh
Applied Physics A, 2020, 126
[40] Physical origins of mobility enhancement of Ge p-channel metal-insulator-semiconductor field effect transistors with Si passivation layers
Taoka, Noriyuki
Mizubayashi, Wataru
Morita, Yukinori
Migita, Shinji
Ota, Hiroyuki
Takagi, Shinichi
JOURNAL OF APPLIED PHYSICS, 2010, 108 (10)

← 1 2 3 4 5 →