Modeling and evaluation of hardware/software designs

被引:1
|
作者
Tibrewala, NK [1 ]
Paul, JM [1 ]
Thomas, DE [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
关键词
hardware/software codesign; computer system modeling and simulation; digital system design;
D O I
10.1109/HSC.2001.924642
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We introduce the foundation of a system modeling environment targeted at capturing the anticipated interactions of hardware and software behaviors - not just their co-execution. Key to our approach is the separation of external and internal design testbenches. We use a frequency interleaved scheduling foundation ideally suited to our approach because it allows unrestricted hardware and software modeling, a mix of untimed and timed software, and a layered approach using software schedulers and protocols to resolve software to resource time budgets. We illustrate our approach by discussing how architectural corner cases that arise due to interacting hardware and software behaviors can be a meaningful digital modeling concept. In addition to characterizing the response of a system when viewed as a black box, we characterize the response of the design to anticipated design changes. We include examples and simulation results.
引用
收藏
页码:11 / 16
页数:6
相关论文
共 50 条
  • [31] Acoustical Modeling of Construction Jobsites: Hardware and Software Requirements
    Cheng, C. F.
    Rashidi, A.
    Davenport, M. A.
    Anderson, D. V.
    Sabillon, C. A.
    COMPUTING IN CIVIL ENGINEERING 2017: SMART SAFETY, SUSTAINABILITY, AND RESILIENCE, 2017, : 352 - 359
  • [32] Energy Modeling of Software for a Hardware Multithreaded Embedded Microprocessor
    Kerrison, Steve
    Eder, Kerstin
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (03)
  • [33] Seamless Sequence of Software Defined Radio Designs through Hardware Reconfigurability of FPGAs
    Gholamipour, Amir Hossein
    Bozorgzadeh, Elaheh
    Bao, Lichun
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 260 - 265
  • [34] Hardware implementation and performance evaluation of complex binary adder designs
    Jamil, T
    Arafeh, B
    AlHabsi, A
    7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL II, PROCEEDINGS: COMPUTER SCIENCE AND ENGINEERING, 2003, : 68 - 73
  • [35] EVALUATION OF COMPUTER HARDWARE-SOFTWARE PLANS FOR MUNICIPALITIES
    SHEPPARD, S
    BLANK, L
    BARNES, J
    COMPUTERS & INDUSTRIAL ENGINEERING, 1979, 3 (03) : 243 - 250
  • [36] A Quality Evaluation Model for Hardware-Control Software
    Cho, Sang-Young
    Yoo, Sung-Kyu
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 9607 - 9611
  • [38] A Real System Evaluation of Hardware Atomicity for Software Speculation
    Neelakantam, Naveen
    Ditzel, David R.
    Zilles, Craig
    ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2010, : 29 - 38
  • [39] A Real System Evaluation of Hardware Atomicity for Software Speculation
    Neelakantam, Naveen
    Ditzel, David R.
    Zilles, Craig
    ACM SIGPLAN NOTICES, 2010, 45 (03) : 29 - 38
  • [40] Timing specification in Transaction Level Modeling of hardware/software systems
    Tsikhanovich, A.
    Aboulhamidl, E. M.
    Bois, G.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 210 - +