CNTFET based Transmission Gate Diffusion Input Logic (C-TGDI) design

被引：0

作者：

Yadav, Neetika ^{[1
,2
]}

Pandey, Neeta ^{[1
]}

Nand, Deva ^{[1
]}

机构：

[1] Delhi Technol Univ, Dept Elect & Commun Engn, Delhi 110042, India

[2] Am Inst Space Sci & Technol, Sect 125, Noida 201303, India

来源：

2021 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER TECHNOLOGIES AND OPTIMIZATION TECHNIQUES (ICEECCOT) | 2021年

关键词：

Adder; CNTFET; GDI; TGDI;

D O I：

10.1109/ICEECCOT52851.2021.9707944

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper proposes Transmission Gate Diffusion Input (TGDI) based design using Carbon Nano tube Field Effect Transistors (CNTFETs). The performance of proposed design is analyzed for 2-input gates, 2:1 multiplexer(MUX), 1-bit full adder and 2-bit Ripple Carry Adder (RCA) in terms of delay, power and Power Delay Product (PDP). Simulative investigation is done at 32nm using HSPICE tool and comparison of performance of the proposed with GDI based CNTFET counterparts. Analysis of result shows that TGDI based CNTFET circuits offer benefits of less power and delay resulting in reduction of overall PDP in comparison with GDI based CNTFET circuits. A maximum PDP reduction of 77.23% and 81.92% for 2-input gates and multiplexer is achieved using the proposed approach respectively as compared to their GDI counterparts. Corresponding values are 67.79% and 21.35% for a 1-bit full adder and 2-bit RCA circuit respectively.

引用

页码：701 / 705

页数：5

共 50 条

[31] MoS2 based dual input logic AND gate
Martinez, Luis M.
Pinto, Nicholas J.
Naylor, Carl H.
Johnson, A. T. Charlie
AIP ADVANCES, 2016, 6 (12):
[32] Design and Analysis Four Bit Hybrid Full Adder Cell using Gate Diffusion Input Technique and Domino Logic
Goyal, Rishab
Sharma, Sanjeev
2017 4TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS (UPCON), 2017, : 543 - 548
[33] Design of 4:1 Multiplexer using Gate Diffusion Input Technique and Comparison of Delay and Power Performance with CMOS Logic
Kumar, B. Sai
Akilandeswari, A.
Subramanian, Emg
2022 14TH INTERNATIONAL CONFERENCE ON MATHEMATICS, ACTUARIAL SCIENCE, COMPUTER SCIENCE AND STATISTICS (MACS), 2022,
[34] Design of a family of novel CNTFET-based dynamically reconfigurable logic gates
Liu, J.
O'Connor, I.
Navarro, D.
Gaffiot, F.
2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 113 - 116
[35] A Design Technique of CNTFET-Based Ternary Logic Gates in Verilog-A
Marani, R.
Perri, A. G.
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2019, 8 (04) : M45 - M52
[36] Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits
Ebrahimi, Seyyed Ashkan
Reshadinezhad, Mohammad Reza
Bohlooli, Ali
Shahsavari, Mahyar
MICROELECTRONICS JOURNAL, 2016, 53 : 156 - 166
[37] PCM based Logic Design and Performance analysis using CNTFET as Access Device
Mehraj, Samrah
Khanday, Farooq A.
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 568 - 571
[38] Design of low power and high read stability 8T-SRAM memory based on the modified Gate Diffusion Input (m-GDI) in 32 nm CNTFET technology
Abiri, Ebrahim
Darabi, Abdolreza
MICROELECTRONICS JOURNAL, 2015, 46 (12) : 1351 - 1363
[39] Novel Area-efficient Null Convention Logic based on CMOS and Gate Diffusion Input (GDI) Hybrid
Metku, Prashanthi
Kim, Kyung Ki
Choi, Minsu
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (01) : 127 - 134
[40] Three-Input Majority Logic Gate and Multiple Input Logic Circuit Based on DNA Strand Displacement
Li, Wei
Yang, Yang
Yan, Hao
Liu, Yan
NANO LETTERS, 2013, 13 (06) : 2980 - 2988

← 1 2 3 4 5 →