A Reconfigurable Approximate Floating-Point Multiplier with kNN

被引:0
|
作者
Cho, Younggyun [1 ]
Lu, Mi [1 ]
机构
[1] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA
来源
2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020) | 2020年
关键词
Approximate computing; Multiplier; kNN;
D O I
10.1109/ISOCC50952.2020.9332978
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the high demands for computing, the available resources always lack. The approximate computing technique is the key to lowering hardware complexity and improving energy efficiency and performance. However, it is a challenge to properly design approximate multipliers since input data are unseen to users. This challenge can be overcome by Machine Learning (ML) classifiers. ML classifiers can predict the detailed feature of upcoming input data. Previous approximate multipliers are designed using simple adders based on ML classifiers but by using a simple adder-based approximate multiplier, the level of approximation cannot change at runtime. To overcome this drawback, using an accumulator and reconfigurable adders instead of simple adders are proposed in this paper. Also, the rounding technique is applied to approximate floating-point multipliers for further improvement. Our experimental results show that when the error tolerance of our target application is less than 5%, the proposed approximate multiplier can save area by 70.98%, and when the error tolerance is less than 3%, a rounding enhanced simple adders-based approximate multiplier can save area by 65.9% and a reconfigurable adder-based approximate multiplier with rounding can reduce the average delay and energy by 54.95% and 46.67% respectively compared to an exact multiplier.
引用
收藏
页码:117 / 118
页数:2
相关论文
共 50 条
  • [41] Dual-mode floating-point multiplier architectures with parallel operations
    Akkas, Ahmet
    Schulte, Michael J.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2006, 52 (10) : 549 - 562
  • [42] FLOATING-POINT CELLULAR-LOGIC MULTIPLIER WITH VARIABLE DYNAMIC RANGE
    EDWARDS, CR
    ELECTRONICS LETTERS, 1971, 7 (25) : 747 - &
  • [43] A single/double precision floating-point multiplier design for multimedia applications
    Mersin University, Engineering Faculty, Department of Computer Science, 33342, Mersin, Turkey
    不详
    Istanb. Univ. J. Electr. Electron. Eng., 2009, 1 (827-831):
  • [44] A Parallel IEEE P754 Decimal Floating-Point Multiplier
    Hickmann, Brian
    Krioukov, Andrew
    Schulte, Michael
    Erle, Mark
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 296 - +
  • [45] Run-Time-Reconfigurable Multi-Precision Floating-Point Matrix Multiplier Intellectual Property Core on FPGA
    S. Arish
    R. K. Sharma
    Circuits, Systems, and Signal Processing, 2017, 36 : 998 - 1026
  • [46] Minimally Biased Multipliers for Approximate Integer and Floating-Point Multiplication
    Saadat, Hassaan
    Bokhari, Haseeb
    Parameswaran, Sri
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2623 - 2635
  • [47] Low power single precision BCD floating-point Vedic multiplier
    Ramya, V.
    Seshasayanan, R.
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 72
  • [48] ALU, MULTIPLIER CHIPS ZIP THROUGH IEEE FLOATING-POINT OPERATIONS
    WOO, B
    LIN, L
    OWEN, RE
    ELECTRONICS, 1983, 56 (10): : 121 - 126
  • [49] A SINGLE/DOUBLE PRECISION FLOATING-POINT MULTIPLIER DESIGN FOR MULTIMEDIA APPLICATIONS
    Ozbilen, Metin Mete
    Gok, Mustafa
    ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING, 2009, 9 (01): : 827 - 831
  • [50] Design of a hardware-efficient floating-point multiplier with dynamic segmentation
    Tegazzini, Luca
    Di Meo, Gennaro
    De Caro, Davide
    Strollo, Antonio G. M.
    2024 19TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME 2024, 2024,