Floating Body Effect in Partially Depleted Silicon Nanowire Transistors and Potential Capacitor-Less One-Transistor DRAM Applications

被引:13
|
作者
Lee, Myeongwon [1 ]
Moon, Taeho [1 ]
Kim, Sangsig [1 ]
机构
[1] Korea Univ, Dept Elect Engn, Seoul 136713, South Korea
基金
新加坡国家研究基金会;
关键词
Capacitor-less; floating body effect; partially depleted (PD); silicon nanowire transistor (SNWT); 1T-DRAM;
D O I
10.1109/TNANO.2011.2175942
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a capacitor-less 1T-DRAM cell on SiO2/Si substrates using a silicon nanowire (SiNW) as the channel material. The SiNWs are fabricated by a top-down route that is fully compatible with the current Si-based CMOS technology. Based on the observation of the floating body effect of a partially depleted (PD) silicon nanowire transistor (SNWT), its 1T-DRAM functionality and reliability characteristics are investigated. By virtue of the top-down route providing a printable form of the inverted triangular SiNWs, the PD SNWT 1T-DRAM cell can be applied on insulating plastic substrates for potential applications of flexible electronics.
引用
收藏
页码:355 / 359
页数:5
相关论文
共 23 条
  • [1] FEDRAM: A Capacitor-less DRAM Based on Ferroelectric-Gated Field-Effect Transistor
    Ma, T. P.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 850 - 852
  • [2] FEDRAM: A Capacitor-less DRAM Based on Ferroelectric-Gated Field-Effect Transistor
    Ma, T. P.
    2014 IEEE 6TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2014,
  • [3] Junction Field Effect on the Retention Time for One-Transistor Floating-Body RAM
    Aoulaiche, Marc
    Nicoletti, Talitha
    Almeida, Luciano Mendes
    Simoen, Eddy
    Veloso, Anabela
    Blomme, Pieter
    Groeseneken, Guido
    Jurczak, Malgorzata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (08) : 2167 - 2172
  • [4] Hole Trapping Phenomenon at the Grain Boundary of Thin Poly-Si Floating-Body MOSFET and Its Capacitor-Less DRAM Application
    Baek, Myung-Hyun
    Lee, Sang-Ho
    Kwon, Dae Woong
    Seo, Joo Yun
    Park, Byung-Gook
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (05) : 2986 - 2990
  • [5] One dimensional transport in silicon nanowire junction-less field effect transistors
    Mirza, Muhammad M.
    Schupp, Felix J.
    Mol, Jan A.
    MacLaren, Donald A.
    Briggs, G. Andrew D.
    Paul, Douglas J.
    SCIENTIFIC REPORTS, 2017, 7
  • [6] One dimensional transport in silicon nanowire junction-less field effect transistors
    Muhammad M. Mirza
    Felix J. Schupp
    Jan A. Mol
    Donald A. MacLaren
    G. Andrew D. Briggs
    Douglas J. Paul
    Scientific Reports, 7
  • [7] Modeling Row Hammer Effect in 3D Capacitor-less DRAM using Triple-Gated Silicon Nanosheet Device
    Son, Jimin
    Park, Jun Young
    Lee, Taeeun
    Woo, Sola
    Yu, Shimeng
    2024 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, SISPAD 2024, 2024,
  • [9] Impact of strain on gate-induced floating body effect for partially depleted silicon-on-insulator p-type metal-oxide-semiconductor-field-effect-transistors
    Lo, Wen-Hung
    Chang, Ting-Chang
    Dai, Chih-Hao
    Chung, Wan-Lin
    Chen, Ching-En
    Ho, Szu-Han
    Tsai, Jyun-Yu
    Chen, Hua-Mao
    Liu, Guan-Ru
    Cheng, Osbert
    Huang, Cheng-Tung
    THIN SOLID FILMS, 2013, 528 : 10 - 18
  • [10] A simulation study about the memory operation of 3D-stacked capacitor-less 1T DRAM cells based on ferroelectric field-effect transistors (FeFETs)
    Kim, Taegun
    Lee, Dong Keun
    Kim, Sihyun
    Kim, Sangwan
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 135 - 136