Large Injection Velocities in Highly Scaled, Fully Depleted Silicon on Insulator Transistors

被引:5
|
作者
Liao, Yu-Hung [1 ]
Aabrar, Khandker Akif [2 ]
Chakraborty, Wriddhi [2 ]
Li, Wenshen [1 ]
Datta, Suman [2 ]
Salahuddin, Sayeef [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] Univ Notre Dame, Dept Elect Engn, Notre Dame, IN 46556 USA
关键词
Silicon-on-insulator; ultra-thin body; injection velocity; quasi-ballistic transport; ELECTRON-MOBILITY; PART I; PERFORMANCE; EXTRACTION; TRANSPORT; STRAIN;
D O I
10.1109/LED.2021.3135407
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
State-of-the-art Fully-Depleted Silicon-on-Insulator Transistors of different gate lengths were measured down to L-G = 20 nm. A quasi-ballistic virtual source model was found to be in good agreement with the observed data for both NFET and PFET. The extracted injection velocity increases with decreasing channel length, as expected, reaching 9.51 x 10(6) cm/s for electrons and 7.16 x 10(6) cm/s for holes at L-G = 20 nm. These values are more than 80% of the thermal velocity in lightly-doped bulk silicon. Analysis shows that quantum confinement in the thin SOI channel as well as strain effects are potentially responsible for such ultra-high velocity. These results indicate that further scaling of the channel length could make it possible to approach the non-degenerate thermal velocity.
引用
收藏
页码:184 / 187
页数:4
相关论文
共 50 条
  • [31] Comparative Study of Single Gate and Double Gate Fully Depleted Silicon on Insulator MOSFET
    Devi, Sakshi
    Singh, Avtar
    Lorenzo, Rohit
    Chaudhury, Saurabh
    2015 COMMUNICATION, CONTROL AND INTELLIGENT SYSTEMS (CCIS), 2015, : 357 - 362
  • [32] Nanoscale electron beam lithography and etching for fully depleted silicon-on-insulator devices
    Dreeskornfeld, L
    Hartwich, J
    Kretz, J
    Risch, L
    Roesner, W
    Schmitt-Landsiedel, D
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2002, 20 (06): : 2777 - 2779
  • [33] FABRICATION OF EXTREMELY THIN SILICON-ON-INSULATOR FOR FULLY-DEPLETED CMOS APPLICATIONS
    BINDAL, A
    ROVEDO, N
    RESTIVO, J
    GALLI, C
    OGURA, S
    THIN SOLID FILMS, 1993, 232 (01) : 105 - 109
  • [34] Europe’s pilot line on fully depleted silicon-on-insulator technology (FAMES)
    Jean-René Lèquepeys
    Dominique Noguet
    Bruno Paing
    Xavier Lemoine
    Christophe Wyon
    Marie-Claire Cyrille
    Claire Fenouillet-Béranger
    Eric Dupont-Nivet
    Chrystel Deguet
    Susana Bonnetier
    Nature Reviews Electrical Engineering, 2025, 2 (2): : 77 - 78
  • [35] A physical model of floating body effects in fully depleted silicon-on-insulator nMOSFET
    Peking Univ, Beijing, China
    Pan Tao Ti Hsueh Pao, 5 (339-346):
  • [36] SUBSTRATE BIAS DEPENDENCE OF SUBTHRESHOLD SLOPES IN FULLY DEPLETED SILICON-ON-INSULATOR MOSFETS
    TOKUNAGA, K
    STURM, JC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (08) : 1803 - 1807
  • [37] Laser-induced lateral epitaxy in fully depleted silicon-on-insulator junctions
    Dezfulian, KK
    Krusius, JP
    Thompson, MO
    Talwar, S
    APPLIED PHYSICS LETTERS, 2002, 81 (12) : 2238 - 2240
  • [38] Fully-Depleted Silicon-on-Insulator Devices for Radiation Dosimetry in Cancer Therapy
    Li, Yulong
    Porter, Warren M.
    Kshirsagar, Chaitanya
    Roth, Ivan
    Su, Yang
    Reynolds, Margaret A.
    Gerbi, Bruce J.
    Koester, Steven J.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (06) : 3443 - 3450
  • [39] Engineering negative capacitance Fully Depleted Silicon-on-insulator FET for improved performance
    Kansal, Harshit
    Medury, Aditya Sankar
    MICROELECTRONICS JOURNAL, 2023, 140
  • [40] Complexity of the Total Dose Radiation Response of Fully Depleted Silicon-On-Insulator NMOSFETs
    Zheng, Zhong-Shan
    Li, Bin-Hong
    Gao, Jian-Tou
    Luo, Jia-Jun
    Han, Zheng-Sheng
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1152 - 1154