An efficient architecture of binary motion estimation for MPEG-4 shape coding

被引:0
|
作者
Wang, YC [1 ]
Chang, HC [1 ]
Chao, WM [1 ]
Chen, LG [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, DSPIC Design Lab, Taipei 10764, Taiwan
关键词
motion estimation; shape coding; MPEG-4; architecture;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper presents an efficient architecture of binary motion estimation (BME) for MPEG-4 shape coding. This architecture, called DDBME, mainly consists of a data dispatch based 1-D systolic array and a 16x32 bit search range buffer. In DDBME, bit parallelism technique is applied on the SAD calculation of block matching algorithm. In order to support efficiently bit-data parallel processing, bit addressing should be taken into consideration. The data dispatch technique is applied on 1-D array by the hardwired data flow routing such that the bit addressing operations can be efficiently reduced. The DDBME operating at 7.29 MHz can handle the real-time requirement for encoding MPEG-4 shape sequence at core profile level 2, i.e. 2 VOs with CIF format, 30 fps and assuming each frame contains 30% boundary macroblocks in average. For the same real-time specification, the optimized software running on RISC (Ultra Spare, 300MHz) can only achieve 1/20 performance.
引用
收藏
页码:959 / 967
页数:9
相关论文
共 50 条
  • [21] A fast algorithm and its architecture for motion estimation in MPEG-4 AVC/H.264 video coding
    Lin, Chia-Chun
    Lin, Yu-Kun
    Chang, Tian-Sheuan
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1248 - +
  • [22] Generic, scalable and efficient shape coding for visual texture objects in MPEG-4
    Li, SP
    Sodagar, I
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 303 - 306
  • [23] Hardware architecture for global motion estimation for MPEG-4 advanced simple profile
    Chen, CY
    Chien, SY
    Chao, WM
    Huang, YW
    Chen, LG
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 301 - 304
  • [24] A flexible low-power VLSI architecture for MPEG-4 motion estimation
    Kuhn, PM
    Niedermeier, U
    Chao, LF
    Stechele, W
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING '99, PARTS 1-2, 1998, 3653 : 883 - 894
  • [25] Motion estimation architecture for MPEG-4 part 9: Reference hardware description
    Sayed, M
    Mohamed, T
    Badawy, W
    ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 403 - 406
  • [26] Platform architecture design for MPEG-4 video coding
    Chao, WM
    Chang, YC
    Hsu, CW
    Chen, LG
    2003 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL 3, PROCEEDINGS, 2003, : 93 - 96
  • [27] Analysis of Shape Coding Approaches Used in MPEG-4
    Hamdy, Alaa
    Khairy, Mayada
    PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE, MAN-MACHINE SYSTEMS AND CYBERNETICS (CIMMACS '08), 2008, : 101 - 107
  • [28] Architecture of a hardware module for MPEG-4 shape decoding
    Berekovic, M
    Jacob, K
    Pirsch, P
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 157 - 160
  • [29] Efficient motion estimation algorithm for MPEG-4 to H.264 transcoder
    Kim, SE
    Han, JK
    Kim, JG
    2005 International Conference on Image Processing (ICIP), Vols 1-5, 2005, : 2953 - 2956
  • [30] Efficient multiview video coding based on MPEG-4
    Yang, WX
    Ngan, KN
    Cai, JF
    ADVANCES IN MULTIMEDIA INFORMATION PROCESSING - PCM 2004, PT 3, PROCEEDINGS, 2004, 3333 : 167 - 174