Multiple-chip module design optimizations using a novel layout parameterization technique

被引：1

作者：

Huang, CWP ^{[1
]}

Dow, GS ^{[1
]}

Bao, JW ^{[1
]}

Kuran, S ^{[1
]}

Sercu, J ^{[1
]}

机构：

[1] ANADIGICS Inc, Warren, NJ 07059 USA

来源：

2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2003年

关键词：

D O I：

10.1109/RFIC.2003.1214015

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel layout parameterization technique for multi-chip module design optimizations is presented. This technique is based on a quasi-static method of moments and multi-dimensional interpolation, which can reduce a 12-minute electromagnetic layout simulation to 5.3 seconds. Excellent CDMA power amplifier (PA) module performance is achieved based on this technique.

引用

页码：587 / 590

页数：4

共 50 条

[21] Design of an On-Chip Balun With a Minimum Amplitude Imbalance Using a Symmetric Stack Layout
Hsu, Heng-Ming
Huang, Jhao-Siang
Chen, Szu-Yuan
Lai, Szu-Han
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (04) : 814 - 819
[22] Multiple-chip precise self-aligned assembly for hybrid integrated optical modules using Au-Sn solder bumps
Sasaki, JI
Itoh, M
Tamanuki, T
Hatakeyama, H
Kitamura, S
Shimoda, T
Kato, T
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2001, 24 (04): : 569 - 575
[23] CHIP LAYOUT DESIGN OF A JOSEPHSON LSI CIRCUIT FOR EXAMINING HIGH-SPEED OPERABILITY BY USING A STANDARD CELL AUTOMATIC PLACEMENT AND ROUTING TECHNIQUE
AOYAGI, M
HAMAZAKI, Y
NAKAGAWA, H
KUROSAWA, I
MAEZAWA, M
TAKADA, S
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1994, 4 (03) : 169 - 176
[24] Design and fabrication of MEMS based microphone module by using 3D chip-on-chip package
Lo, Jeffery C. C.
Lee, S. W. Ricky
PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2007, VOL 5: ELECTRONICS AND PHOTONICS, 2008, : 47 - 53
[25] Optimal Chip Layout on a Printed Circuit Board Using Design Sensitivity Analysis of Subdomain Configuration
Joo, Seo Jin
Kwak, Byung Man
JOURNAL OF ELECTRONIC PACKAGING, 1995, 117 (04) : 275 - 280
[26] A novel single chip evolutionary hardware design using FPGAs
Slorach, CG
Sharman, KC
CONFIGURABLE COMPUTING: TECHNOLOGY AND APPLICATIONS, 1998, 3526 : 114 - 123
[27] Design of a current steering CMOS D/A converter with an adaptive control switch and a novel layout technique
Moon, Junho
Hwang, Sanghoon
Kim, Daeyoon
Kang, Heewon
Yeo, Seungjin
Lee, Doobock
Song, Minkyu
2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 29 - 32
[28] Simultaneous design of structural layout and discrete fiber orientation using bi-value coding parameterization and volume constraint
Gao, Tong
Zhang, Weihong H.
Duysinx, Pierre
STRUCTURAL AND MULTIDISCIPLINARY OPTIMIZATION, 2013, 48 (06) : 1075 - 1088
[29] Simultaneous design of structural layout and discrete fiber orientation using bi-value coding parameterization and volume constraint
Tong Gao
Weihong H. Zhang
Pierre Duysinx
Structural and Multidisciplinary Optimization, 2013, 48 : 1075 - 1088
[30] Design and evaluation of a novel real-shared cache module for high performance parallel processor chip
Liu, Z
Shim, J
Kurino, H
Koyanagi, M
PARALLEL AND DISTRIBUTED COMPUTING: APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2004, 3320 : 564 - 569

← 1 2 3 4 5 →