Multiple-chip module design optimizations using a novel layout parameterization technique

被引：1

作者：

Huang, CWP ^{[1
]}

Dow, GS ^{[1
]}

Bao, JW ^{[1
]}

Kuran, S ^{[1
]}

Sercu, J ^{[1
]}

机构：

[1] ANADIGICS Inc, Warren, NJ 07059 USA

来源：

2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2003年

关键词：

D O I：

10.1109/RFIC.2003.1214015

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel layout parameterization technique for multi-chip module design optimizations is presented. This technique is based on a quasi-static method of moments and multi-dimensional interpolation, which can reduce a 12-minute electromagnetic layout simulation to 5.3 seconds. Excellent CDMA power amplifier (PA) module performance is achieved based on this technique.

引用

页码：587 / 590

页数：4

共 50 条

[1] Multiple-chip module design optimizations using a novel layout parameterization technique
Huang, CWP
Dow, GS
Bao, JW
Kuran, S
Sercu, J
2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : A73 - A76
[2] Junction Temperature Prediction of a Multiple-chip IGBT Module under DC Condition
Wei, Lixiang
Kerkman, Russ J.
Lukaszewski, Richard A.
Brown, Brian P.
Gollhardt, Neil
Weiss, Bruce W.
CONFERENCE RECORD OF THE 2006 IEEE INDUSTRY APPLICATIONS CONFERENCE, FORTY-FIRST IAS ANNUAL MEETING, VOL 1-5, 2006, : 754 - 762
[3] Novel layout technique for on-chip inductance minimization
Dao, V. T. S.
Etoh, T. G.
Tanaka, M.
Akino, T.
MICROELECTRONICS INTERNATIONAL, 2009, 26 (03) : 3 - 8
[4] Response Surface Based Optimization Approach for Thermal Placement Design of Chips in Multiple-Chip Modules
Cheng, Hsien-Chie
Chung, I-Chun
Chen, Wen-Hwa
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (03): : 531 - 541
[5] Analysis and Experimental Evaluation of Middle-Point Inductance's Effect on Switching Transients for Multiple-Chip Power Module Package
Yang, Fei
Wang, Zhiqiang
Zhang, Zheyu
Campbell, Steven L.
Wang, Fei
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (07) : 6613 - 6627
[6] Design And Development Of Compliant Mechanisms Using Parameterization Technique
Srikanth, Sai Aswin
Bharanidaran, R.
MATERIALS TODAY-PROCEEDINGS, 2017, 4 (08) : 7388 - 7396
[7] A novel layout optimization technique for miniaturization and accurate design of MMICs
Chaki, S
Sasaki, Y
Andoh, N
Nakajima, Y
Nishitani, K
IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (11) : 1960 - 1967
[8] EVALUATION OF MASS TRANSFER IN A NOVEL HOLLOW FIBER MODULE DESIGN USING AN ELECTROCHEMICAL TECHNIQUE
de Franca Neta, L. S.
Borges, C. P.
Habert, A. C.
BRAZILIAN JOURNAL OF CHEMICAL ENGINEERING, 2017, 34 (03) : 789 - 798
[9] A Novel Analog Integrated Circuit Design Course Covering Design, Layout, and Resulting Chip Measurement
Lin, Wei-Liang
Cheng, Wang-Chuan
Wu, Chen-Hao
Wu, Hai-Ming
Wu, Chang-Yu
Ho, Kuan-Hsuan
Chan, Chueh-An
IEEE TRANSACTIONS ON EDUCATION, 2010, 53 (02) : 282 - 287
[10] A novel technique for the optimal design of offshore wind farm electrical layout
Chen, Yingying
Dong, Zhaoyang
Meng, Ke
Luo, Fengji
Yao, Weifeng
Qiu, Jing
JOURNAL OF MODERN POWER SYSTEMS AND CLEAN ENERGY, 2013, 1 (03) : 258 - 263

← 1 2 3 4 5 →