Development of Developer-Soluble Gap Fill Materials for Planarization in Via-First Dual Damascene Process

被引:2
|
作者
Takei, Satoshi [1 ]
Sakaida, Yasushi [1 ]
Ishii, Kazuhisa [1 ]
Shinjo, Tetsuya [1 ]
机构
[1] Nissan Chem Ind Co Ltd, Elect Mat Res Labs, Toyama 9392792, Japan
关键词
lithography; gap fill materials; planarization; etch rate; dual damascene;
D O I
10.1143/JJAP.47.3412
中图分类号
O59 [应用物理学];
学科分类号
摘要
Gap fill materials and planar-type bottom antireflective coating are needed for patterning metal trenches in the via-first dual damascene process. We have already reported on thermal cross-link gap fill materials and bottom antireflective coating as planarizing layers under a resist that can be spin-coated and etched faster than resists. In this study, developer-soluble gap fill materials were optimized in order to obtain excellent planarization, simplify the process, and increase wafer throughput. The developer-soluble gap fill materials using poly(4-hydroxystyrene) derivatives developed by an approach of the via-first dual damascene process was obtained by optimizing the concentration of the phenol group with solubility in the alkaline developer (0.26 N tetramethylammonium hydroxide, TMAH) and by thermal cross-link reaction. In addition to a superior via-filling performance, developer-soluble gap fill materials using poly(4-hydroxystyrene) derivatives showed a wide process window of prebake temperature, the controllable dissolution rate for the etch-back process, and a good CF(4) etch rate of 1.4 times higher than that of a resist for etching the substrate. These results were attributed to the polymer structures of poly(4-hydroxystyrene) derivatives. Both dry plasma cleaning and wet developer cleaning can be used to remove residual gap fill materials after processing. This novel approach using developer-soluble gap fill materials as a new type of sacrificial material in an advanced lithography process makes this solution convenient for planarizing surfaces and is economically favorable owing to high throughput. [DOI: 10.1143/JJAP.47.3412]
引用
收藏
页码:3412 / 3417
页数:6
相关论文
共 37 条
  • [31] Successful dual damascene integration of extreme low k materials (k < 2.0) using a novel gap fill based integration scheme
    Nitta, S
    Purushothaman, S
    Smith, S
    Krishnan, M
    Canaperi, D
    Dalton, T
    Volksen, W
    Miller, RD
    Herbst, B
    Hu, CK
    Liniger, E
    Lloyd, J
    Lane, M
    Rath, DL
    Colburn, M
    Gignac, L
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 321 - 324
  • [32] Wet-recess process optimization of a bottom antireflective coating for the via first dual damascene scheme
    Brakensiek, NL
    Kidd, B
    Washburn, C
    Murphy, E
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 633 - 639
  • [33] Experimental study of the strong halation-effect of a fully PGMEA-based under-layer on a highly etched topography in the dual damascene via-first approach
    Dall'Asta, Valentina
    Litterio, Emma
    Corneo, Nicoletta
    Cantu, Pietro
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIII, 2019, 10962
  • [34] Integration using KrF and ArF resist materials in a full via first dual damascene process scheme with CVD OSG low-k dielectric
    Jessen, SW
    Steiner, KG
    Wolf, TM
    Josephson, WD
    Lytle, SA
    Sato, M
    Lee, CY
    Fan, MH
    OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 822 - 830
  • [35] Integration using inorganic BARC in a via first dual-damascene process with low-k dielectric
    Ahn, JK
    Choi, SH
    Kim, YK
    Park, KY
    Choi, JS
    Hong, ES
    Shin, KS
    Kim, SB
    Choi, KK
    Hwang, SB
    Lee, JG
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 673 - 683
  • [36] Misalignment-tolerated, Cu dual damascene interconnects with low-k SiOCH film by a novel via-first, multi-hard-mask process for sub-100nm-node, ASICs
    Ohtake, H
    Tagami, M
    Arita, K
    Hayashi, Y
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 853 - 856
  • [37] Optimization of the planarizing performance of a DUV organic Bottom Anti-Reflective Coating for via first Dual Damascene process:: Cooperation to achieve material and process characterization.
    Williams, P
    Martin, A
    Stroble, M
    Roberts, B
    Goodwin, F
    Völkel, L
    Feicke, A
    Trautman, S
    Lamb, J
    MICROLITHOGRAPHIC TECHNIQUES IN INTEGRATED CIRCUIT FABRICATION II, 2000, 4226 : 160 - 168