共 37 条
- [31] Successful dual damascene integration of extreme low k materials (k < 2.0) using a novel gap fill based integration scheme IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 321 - 324
- [32] Wet-recess process optimization of a bottom antireflective coating for the via first dual damascene scheme ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 633 - 639
- [33] Experimental study of the strong halation-effect of a fully PGMEA-based under-layer on a highly etched topography in the dual damascene via-first approach DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIII, 2019, 10962
- [34] Integration using KrF and ArF resist materials in a full via first dual damascene process scheme with CVD OSG low-k dielectric OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 822 - 830
- [35] Integration using inorganic BARC in a via first dual-damascene process with low-k dielectric ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 673 - 683
- [36] Misalignment-tolerated, Cu dual damascene interconnects with low-k SiOCH film by a novel via-first, multi-hard-mask process for sub-100nm-node, ASICs 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 853 - 856
- [37] Optimization of the planarizing performance of a DUV organic Bottom Anti-Reflective Coating for via first Dual Damascene process:: Cooperation to achieve material and process characterization. MICROLITHOGRAPHIC TECHNIQUES IN INTEGRATED CIRCUIT FABRICATION II, 2000, 4226 : 160 - 168