A 10-Gb/s Adaptive Look-Ahead Decision Feedback Equalizer With an Eye-Opening Monitor

被引：15
|
作者：
Seong, Chang-Kyung [1 ]
Rhim, Jinsoo [1 ]
Choi, Woo-Young [1 ]
机构：
[1] Yonsei Univ, Seoul 120749, South Korea
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2012年 / 59卷 / 04期
关键词：
Adaptive equalizer; decision feedback equalizers (DFEs); eye-opening monitor (EOM); intersymbol interference (ISI); RECEIVER; ADAPTATION;
D O I：
10.1109/TCSII.2012.2186366
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We demonstrate a novel adaptive look-ahead decision feedback equalizer (LADFE) that uses the measured eye diagram for equalization adaptation and verification. The eye diagram is obtained with a new type of eye-opening monitor (EOM), which measures the magnitude of the received signals having different data patterns and, using this, estimates intersymbol interference and determines the amount of adaptation needed for the LADFE. A 10-Gb/s adaptive two-tap LADFE with an EOM is fabricated in 90-nm CMOS technology. The eye diagrams for equalized signals are successfully obtained, and adaptation of the LADFE is achieved for PCB channels up to 40 cm. The LADFE core occupies 110 x 95 mu m(2) and consumes 11 mW at 1.2-V supply voltage.
引用
收藏
页码：209 / 213
页数：5
相关论文
共 47 条
  • [41] A 40Gb/s 39mW 3-tap Adaptive Closed-loop Decision Feedback Equalizer in 65nm CMOS
    Cao, Weidong
    Wang, Ziqiang
    Li, Dongmei
    Zheng, Xuqiang
    Li, Fule
    Zhang, Chun
    Wang, Zhihua
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [42] Performance enhancement in 10-Gb/s long-haul fiber links with adaptive eye mapping in an integrated 16-bit Si-CMOS transceiver IC
    Yan, LS
    Chang, Y
    Killmeyer, S
    Gomatam, B
    Talaga, R
    Luo, T
    Willner, AE
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2005, 17 (08) : 1752 - 1754
  • [43] A 40Gb/s All-Digital Adaptive Noise-Suppression Feed-Forward Filter and Adaptive Decision Feedback Equalizer with 40 parallelisms for 2-PAM Systems
    Ng, Chee-Kit
    Lin, Yu-Chun
    Liu, Wei-Chang
    Wu, Chin-Feng
    Lou, Shyh-Lye
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [44] A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer
    Chiu, Po-Wei
    Kundu, Somnath
    Tang, Qianying
    Kim, Chris H.
    2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C56 - C57
  • [45] A 0.002-mm2 6.4-mW 10-Gb/s Full-Rate Direct DFE Receiver With 59.6% Horizontal Eye Opening Under 23.3-dB Channel Loss at Nyquist Frequency
    Chen, Yong
    Mak, Pui-In
    Zhang, Li
    Wang, Yan
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (12) : 3107 - 3117
  • [46] A 32Gb/s Digital-Intensive Single-Ended PAM-4 Transceiver for High-Speed Memory Interfaces Featuring a 2-Tap Time-Based Decision Feedback Equalizer and an In-Situ Channel-Loss Monitor
    Chiu, Po-Wei
    Kim, Chris
    2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 336 - +
  • [47] A 10 Gb/s adaptive analog decision feedback equalizer for multimode fiber dispersion compensation in 0.13 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\upmu }$$\end{document}m CMOS
    Mahyar Kargar
    Pouria Khaliliadl
    Michael M. Green
    Analog Integrated Circuits and Signal Processing, 2015, 83 (2) : 271 - 283
12345