A 60 GHz-Standard Compatible Programmable 50 GHz Phase-Locked Loop in 90 nm CMOS

被引：12

作者：

Barale, F. ^{[1
]}

Sen, P. ^{[1
]}

Sarkar, S. ^{[1
]}

Pinel, S. ^{[1
]}

Laskar, J. ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30308 USA

来源：

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS | 2010年 / 20卷 / 07期

关键词：

CMOS integrated circuits; frequency divider; millimeter-wave circuits; phase-locked loop (PLL);

D O I：

10.1109/LMWC.2010.2049444

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This letter presents, for the first time, a 60 GHz four-channel standard compatible heterodyne frequency synthesizer solution with low-cost reference signal. The presented PLL features a dual-core varactor-based LC cross-coupled voltage-controlled oscillator (VCO). The measured phase noise is -80.1 dBc/Hz at 1 MHz offset, and it is limited by the phase noise of the reference signal. The measured output spectrum shows spur suppression higher than 32 dBc. Using the lowest reference frequency to date (27 MHz), the presented PLL is suitable for applications in low cost fully integrated multi-gigabit 60 GHz CMOS radio transceivers.

引用

页码：411 / 413

页数：3

共 50 条

[41] A 70.5-to-85.5GHz 65nm Phase-Locked Loop with Passive Scaling of Loop Filter
Huang, Zhiqiang
Luong, Howard Cam
Chi, Baoyong
Wang, Zhihua
Jia, Haikun
2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 448 - U635
[42] A monolithic CMOS 10.4-GHz phase locked loop
Yang, DJ
O, K
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 36 - 37
[43] A Wide Tuning Range Phase Locked Loop for 38 GHz Transceiver in 65 nm CMOS
Khyalia, Santosh Kumar
Ng, Yuen-Sum
Wang, Huei
Zele, Rajesh
2021 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2021,
[44] A 56-to-66 GHz Quadrature Phase-Locked Loop With a Wide Locking Range Divider Chain in 65nm CMOS
Zhou, Bin
Zhang, Lei
Wang, Yan
Yu, Zhiping
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 455 - 458
[45] A 0.24 to 2.4 GHz Phase-Locked Loop with Low Supply Sensitivity in 0.18-μm CMOS
Lai, Chang-Ming
Shen, Meng-Hung
Wu, Yi-Da
Huang, Kai-Hsiang
Huang, Po-Chiun
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 981 - 984
[46] Design of a Calibration Circuit for Adaptive Phase-Locked Loop in the 5GHz Range Using CMOS 180nm Technology
MirAlvandi, Reza
Ehsanian, Mahdi
2023 5TH IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS, IICM, 2023, : 56 - 61
[47] A 2-GHz 6.1-mA fully-differential CMOS phase-locked loop
Zhang, Li
Chi, Baoyong
Wang, Zhihua
Chen, Hongyi
Yao, Jinke
Wu, Ende
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2447 - +
[48] A 10 GHz Phase-Locked Loop With a Compact Low-Pass Filter in 0.18 μm CMOS
Li, Sin-Jhih
Hsieh, Hsieh-Hung
Lu, Liang-Hung
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (10) : 659 - 661
[49] A 2-GHz 1.6-mW phase-locked loop
Razavi, B
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) : 730 - 735
[50] A subharmonically injected phase-locked loop for 5-GHz applications
Plessas, Fotis
Kalivas, Grigorios
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2006, 48 (11) : 2158 - 2162

← 1 2 3 4 5 →