Ultra shallow junction doping technology for sub-100nm CMOS

被引：0
|
作者：
Mizuno, B
机构：
来源：
2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS | 2001年
关键词：
D O I：
10.1109/VTSA.2001.934474
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
We are greeting the technology "Quantum Leap" encompassing low energy doping processes and novel annealing technologies to be the standard technology which can achieve the ultra shallow junction with very high throughput and lower resistance. The technology is applied to fabricate the sub-100 nm CMOS.
引用
收藏
页码：26 / 28
页数：3
相关论文
共 50 条
  • [41] Electrical properties of sub-100nm SiGe nanowires
    BHamawandi
    MNoroozi
    GJayakumar
    AErgl
    KZahmatkesh
    MSToprak
    HHRadamson
    Journal of Semiconductors, 2016, 37 (10) : 14 - 19
  • [42] Sub-100nm interconnects using multistep plating
    Yang, MX
    Mao, DX
    Yu, CM
    Dukovic, J
    Xi, M
    SOLID STATE TECHNOLOGY, 2003, 46 (10) : 37 - +
  • [43] Characterization and improvement of reverse leakage current of shallow silicided junction for sub-100 nm CMOS technology utilizing N2PAI
    Hwang, Kyong-Jin
    Oh, Jong-Hyuck
    Sung, Nag-Kyun
    Ryu, Doo-Yeol
    Sa, Seung-Hoon
    Park, Kun-Joo
    Lee, Jong-Kon
    Lee, Jeong-Gun
    Park, Sung-Hyung
    Goo, Tea-Gyu
    Lee, Hi-Deok
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 49 : S795 - S799
  • [44] Junction Technology Outlook for Sub-28nm FDSOI CMOS
    Hutin, Louis
    Rozeau, Olivier
    Carron, Veronique
    Hartmann, Jean-Michel
    Grenouillet, Laurent
    Borrel, Julien
    Nemouchi, Fabrice
    Barraud, Sylvain
    Le Royer, Cyrille
    Morand, Yves
    Plantier, Christophe
    Batude, Perrine
    Fenouillet-Beranger, Claire
    Boutry, Herve
    Ernst, Thomas
    Vinet, Maud
    2014 INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY (IWJT), 2014, : 149 - 154
  • [45] Investigating a lithography strategy for diagonal routing architecture at sub-100nm technology nodes
    Song, L
    Chen, T
    Shah, S
    Joshi, K
    Thumaty, K
    Arora, N
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING III, 2005, 5756 : 368 - 377
  • [46] Infusion Doping for Sub-45nm CMOS Technology Nodes
    Kalra, Pankaj
    Majhi, Prashant
    Tseng, Hsing-Huang
    Jammy, Raj
    Liu, Tsu-Jae King
    ION IMPLANTATION TECHNOLOGY 2008, 2008, 1066 : 407 - +
  • [47] Improvement of pattern collapse in sub-100nm nodes
    Jung, MH
    Lee, SH
    Kim, HW
    Woo, SG
    Cho, HK
    Han, WS
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 1298 - 1303
  • [48] Bitline leakage equalization for sub-100nm caches
    Alvandpour, A
    Somasekhar, D
    Krishnamurthy, R
    De, V
    Borkar, S
    Svensson, C
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 401 - 404
  • [49] Sub-100nm features with conformable contact photolithography
    不详
    SOLID STATE TECHNOLOGY, 2000, 43 (04) : 26 - +
  • [50] Sub-nm screening layer approach for ultra shallow junction formation
    Fujitsu Limited, 1500 Mizono, Tado-cho, Kuwana-gun, Mie 511-0192, Japan
    Mater Res Soc Symp Proc, (15-18):
12345