Evaluating underfill material for flip chip ball grid array package

被引:2
|
作者
Wang, YP [1 ]
Chai, K [1 ]
Her, TD [1 ]
Lo, R [1 ]
机构
[1] Siliconware Precis Ind Co Ltd, R&D Div 1, Taichung 427, Taiwan
关键词
D O I
10.1109/EPTC.2000.906377
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Flip chip technology is appearing in a variety of package format since it was introduced by IBM 30 years ago. Earlier format of FCBGA (nip chip ball grid army package) often uses classic C4 (controlled collapse chip connection) ceramic package. This type of package shows excellent electrical performance with shortest possible leads, lowest inductance, highest frequency, best noise control, highest density, greatest number of inputs/outputs (I/O), smallest device footprints, and lowest profile when compared with other popular interconnect methods [1]. With the substrate technology driving toward the cheaper but still reliable organic substrate, FCBGA is being increasingly used for a wide range of applications, implantable devices and automotive applications. This paper outlines the methodology used to screen for high reliability underfill in evaluation study. The goal was to rank several commercially available underfill materials based on several processability and reliability criteria. The chosen material was used to manufacture samples of FCBGA devices for further testing. Finite element analysis was performed to determine the optimum fillet shape for underfill. The stress distribution of chip and underfill itself was compared to obtain the optimization. Material properties effects of underfill were also studied. Underfill modulus and CTEs (coefficient of thermal expansion) were parameters in this study. Experiments were carried to verify the finite element results.
引用
收藏
页码:223 / 227
页数:5
相关论文
共 50 条
  • [21] A study of compact thermal model topologies in CFD for a flip chip plastic ball grid array package
    Shidore, S
    Adams, V
    Lee, TYT
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (02): : 191 - 198
  • [22] A probabilistic mechanics approach to die cracking prediction in flip-chip ball grid array package
    Zhao, JH
    ITHERM 2004, VOL 2, 2004, : 177 - 183
  • [23] Comprehensive Thermo-Mechanical Stress Analyses and Underfill Selection of Large Die Flip Chip Ball Grid Array
    Hsieh, Ming-Che
    Lee, Chien Chen
    Hung, Li Chiun
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (07): : 1155 - 1162
  • [24] A probabilistic mechanics approach to die cracking prediction in flip-chip ball grid array package
    Zhao, JH
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2005, 28 (03): : 390 - 396
  • [25] Thermal performance of flip chip ball grid array packages
    Joiner, B
    de Oca, TM
    EIGHTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2002, 2002, : 50 - 56
  • [26] Dynamic flow measurements of capillary underfill through a bump array in flip chip package
    Lee, Seok Hwan
    Sung, Jaeyong
    Kim, Sarah Eunkyung
    MICROELECTRONICS RELIABILITY, 2010, 50 (12) : 2078 - 2083
  • [27] Rheology of the underfill flow process in a flip chip package
    Rasiah, IJ
    TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 221 - 228
  • [28] Reliability studies of flip chip package with reflowable underfill
    Wang, T
    Chew, TH
    Chew, YX
    Foo, L
    PAN PACIFIC MICROELECTRONICS SYMPOSIUM, 2001, PROCEEDINGS, 2001, : 65 - 70
  • [29] Chip Package Interaction Analysis for Cu/Ultra Low-k Large Die Flip Chip Ball Grid Array
    Uchibori, Chihiro J.
    Lee, Michael
    Zhang, Xeufeng
    Ho, Paul S.
    IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 87 - +
  • [30] Effect of package and board pad size on optimum flip chip ball grid array (FCBGA) package thermo-mechanical performance
    Wong, CW
    Tay, CS
    Tan, SS
    Vasudevan, V
    Goh, EH
    Wong, SF
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 1, 2003, : 783 - 790