A novel low noise design method for CMOS L-degeneration cascoded LNA

被引：0
|
作者：
Lee, SH
Juang, YZ
Chiu, CF
Chiou, HK
机构：
来源：
PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The noise optimization design of the CMOS LNA is important in communication IC. The conventional noise optimization method for L-degeneration cascoded LNA with noise mainly from active device loses the validity as the operating frequency increasing. In this paper, we present a novel noise optimization with gain matching design method for LNA with fully considerations of noise sources including the induced gate noise and the loss of gate inductor. The gate inductor will be an important issue when its quality factor is less than 20.
引用
收藏
页码：273 / 276
页数：4
相关论文
共 50 条
  • [41] Noise improvement of 3-5GHz CMOS UWB LNA With Low power consumption
    Li, Chia-Chien
    Yang, Jeng-Rern
    2010 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & TECHNICAL EXHIBITION ON EMC RF/MICROWAVE MEASUREMENTS & INSTRUMENTATION, 2010, : 114 - 117
  • [42] A Design of 5.8GHz Tunable Band Noise Cancelling CMOS LNA for DSRC Communications
    Lee, Dong Won
    Lee, Kang-Yoon
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 89 - 90
  • [43] Development of Low-power Low-noise CMOS LNA for 24-GHz Automotive Radar
    Kurbanov, Murod
    Ryu, Jee-Youl
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (02) : 187 - 194
  • [44] CMOS low noise amplifier design optimization technique
    Nguyen, TK
    Oh, NJ
    Choi, HC
    Ihm, KJ
    Lee, SG
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 185 - 188
  • [45] Design of Low Flicker Noise Active CMOS Mixer
    Hsu, Shao-Min
    Chang, Yuyu
    Choma, John, Jr.
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 109 - +
  • [46] A low noise, 2.0 GHz CMOS VCO design
    Cheng, KH
    Kuo, SC
    Tu, CM
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 205 - 208
  • [47] Design of low-noise CMOS transimpedance amplifier
    Chuah, Joon Huang
    Holburn, David
    MICROELECTRONICS INTERNATIONAL, 2013, 30 (03) : 115 - 124
  • [48] Design considerations for CMOS low-noise amplifiers
    Allstot, DJ
    Li, XY
    Shekhar, S
    2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 97 - 100
  • [49] 1.8 V CMOS Low Noise CPPLL Design
    Tao, Huibin
    Zhang, Pengzhan
    Shao, Zhibiao
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 282 - 286
  • [50] Design of the CMOS low noise amplifier in the GPS receiver
    Mou, SX
    Zhang, NB
    Chen, GC
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 831 - 833
12345