Failure Analysis of Halogen-Free Printed Circuit Board Assembly Under Board-Level Drop Test

被引:2
|
作者
Chang, Hung-Jen [1 ]
Zhan, Chau-Jie [2 ]
Chang, Tao-Chih [2 ]
Chou, Jung-Hua [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Engn Sci, Tainan 70101, Taiwan
[2] Ind Technol Res Inst, Assembly & Reliabil Technol Dept, Hsinchu 31040, Taiwan
关键词
halogen-free; lead-free; board-level drop test; JEDEC; LEAD-FREE; MECHANICAL-PROPERTIES; TEST RELIABILITY; AG CONTENT; SOLDER; IMPACT; RESISTANCE; PACKAGES; LIFE;
D O I
10.1115/1.4005956
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a lead-free dummy plastic ball grid array component with daisy-chains and Sn4.0Ag0.5Cu Pb-free solder balls was assembled on an halogen-free high density interconnection printed circuit board (PCB) by using Sn1.0Ag0.5Cu solder paste on the Cu pad surfaces of either organic solderable preservative (OSP) or electroless nickel immersion gold (ENIG). The assembly was tested for the effect of the formation extent of Ag3Sn intermetallic compound. Afterward a board-level pulse-controlled drop test was conducted on the as-reflowed assemblies according to the JESD22-B110 and JESD22-B111 standards, the impact performance of various surface finished halogen-free printed circuit board assembly was evaluated. The test results showed that most of the fractures occurred around the pad on the test board first. Then cracks propagated across the outer build-up layer. Finally, the inner copper trace was fractured due to the propagated cracks, resulting in the failure of the PCB side. Interfacial stresses numerically obtained by the transient stress responses supported the test observation as the simulated initial crack position was the same as that observed. [DOI: 10.1115/1.4005956]
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Experiments and failure analysis of a charged board event on a hard disk drive printed circuit board assembly
    Chumpen, S.
    Pimpakun, S.
    Charoen, B.
    Pornnimitra, S.
    Plong-ngooluam, S.
    Voldman, H.
    Sa-ngiamsak, C.
    JOURNAL OF ELECTROSTATICS, 2022, 115
  • [22] High-Speed Cyclic Bend Tests and Board-Level Drop Tests for Evaluating the Robustness of Solder Joints in Printed Circuit Board Assemblies
    E.H. Wong
    S.K.W. Seah
    C.S. Selvanayagam
    R. Rajoo
    W.D. van Driel
    J.F.J.M. Caers
    X.J. Zhao
    N. Owens
    M. Leoni
    L.C. Tan
    Y.-S. Lai
    C.-L. Yeh
    Journal of Electronic Materials, 2009, 38 : 884 - 895
  • [23] Uncertainty and Reliability Analysis of Chip Scale Package Subjected to Board-level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Chiang, Kuo-Ning
    EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 183 - 188
  • [24] Study on the board-level drop test of the stacked memory device by FEA
    Pang, Junwen
    Wang, Jun
    Zhao, Liyou
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 724 - 727
  • [25] High-Speed Cyclic Bend Tests and Board-Level Drop Tests for Evaluating the Robustness of Solder Joints in Printed Circuit Board Assemblies
    Wong, E. H.
    Seah, S. K. W.
    Selvanayagam, C. S.
    Rajoo, R.
    van Driel, W. D.
    Caers, J. F. J. M.
    Zhao, X. J.
    Owens, N.
    Leoni, M.
    Tan, L. C.
    Lai, Y. -S.
    Yeh, C. -L.
    JOURNAL OF ELECTRONIC MATERIALS, 2009, 38 (06) : 884 - 895
  • [26] Rapid prototyping of interfacing microcomponents for printed circuit board-level optical interconnects
    Van Erps, Jurgen
    Vervaeke, Michael
    Thienpont, Hugo
    OPTOELECTRONIC INTERCONNECTS XII, 2012, 8267
  • [27] Board-Level Power Integrity Analysis for Complex High-Speed Printed Circuit Boards
    Kamran, Kamran
    Shahzad, Gul
    Mughal, M. Rizwan
    Ahmed, Fayyaz
    Khan, Bilal M.
    2022 IEEE 26TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2022,
  • [28] Dynamic stress of solder joints under board-level Drop/Impact
    Bai, Jie
    Qin, Fei
    An, Tong
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 187 - +
  • [29] Printed circuit board assembly test process and design for testability
    Nguyen, Thao
    Rezvani, Navid
    ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 594 - 599
  • [30] Correlation between package-level ball impact test and board-level drop test
    Yeh, CL
    Lai, YS
    Chang, HC
    Chen, TH
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 270 - 275