Massively Concurrent Red-Black Trees with Hardware Transactional Memory

被引:2
|
作者
Siakavaras, Dimitrios [1 ]
Nikas, Konstantinos [1 ]
Goumas, Georgios [1 ]
Koziris, Nectarios [1 ]
机构
[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, Comp Syst Lab, GR-10682 Athens, Greece
关键词
D O I
10.1109/PDP.2016.65
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Hardware Transactional Memory (HTM) is nowadays available in several commercial and HPC targeted processors and in the future it will likely be available on systems that can accommodate a very large number of threads. Thus, it is essential for the research community to target on evaluating HTM on as many cores as possible in order to understand the virtues and limitations that come with it. In this paper we utilize HTM to parallelize accesses on a classic data structure, a red-black tree. With minimal programming effort, we implement a red-black tree by enclosing each operation in a single HTM transaction and evaluate it on two servers equipped with Intel Haswell-EP and IBM Power8 processors, supporting a large number of hardware threads, namely 56 and 160 respectively. Our evaluation reveals that applying HTM in such a simplistic manner allows scalability for up to a limited number of hardware threads. To fully utilize the underlying hardware we apply different optimizations on each platform.
引用
收藏
页码:127 / 134
页数:8
相关论文
共 50 条
  • [41] Fuzzy time series model based on red-black trees for stock index forecasting
    Tavares, Thiago Henrique Barbosa de Carvalho
    Ferreira, Bruno Perez
    Mendes, Eduardo Mazoni Andrade Marcal
    APPLIED SOFT COMPUTING, 2022, 127
  • [42] On red-black SOR smoothing in multigrid
    Yavneh, I
    SIAM JOURNAL ON SCIENTIFIC COMPUTING, 1996, 17 (01): : 180 - 192
  • [43] Hardware Transactional Memory meets memory persistency
    Castro, Daniel
    Romano, Paolo
    Barreto, Joao
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2019, 130 : 63 - 79
  • [44] Hardware Transactional Memory meets Memory Persistency
    Castro, Daniel
    Romano, Paolo
    Barreto, Joao
    2018 32ND IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2018, : 368 - 377
  • [45] Improving Parallelism in Hardware Transactional Memory
    Dice, Dave
    Herlihy, Maurice
    Kogan, Alex
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2018, 15 (01)
  • [46] Performance pathologies in hardware transactional memory
    Bobba, Jayaram
    Moore, Kevin E.
    Volos, Haris
    Yen, Luke
    Hill, Mark D.
    Swift, Michael M.
    Wood, David A.
    IEEE MICRO, 2008, 28 (01) : 32 - 41
  • [47] Refereeing Conflicts in Hardware Transactional Memory
    Shriraman, Arrvindh
    Dwarkadas, Sandhya
    ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2009, : 136 - 146
  • [48] Lightweight Hardware Transactional Memory Profiling
    Wang, Qingsen
    Su, Pengfei
    Chabbi, Milind
    Liu, Xu
    PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), 2019, : 186 - 200
  • [49] Using red-black interval trees in device-level analog placement with symmetry constraints
    Balasa, F
    Maruvada, SC
    Krishnamoorthy, K
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 777 - 782
  • [50] Hardware Transactional Memory for GPU Architectures
    Fung, Wilson W. L.
    Singh, Inderpreet
    Brownsword, Andrew
    Aamodt, Tor M.
    PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 296 - 307