Dynamic task-level voltage scheduling optimizations

被引:21
|
作者
Barnett, JA [1 ]
机构
[1] Northrop Grumman Corp, El Segundo, CA 90245 USA
关键词
energy-aware systems; energy management; time management; dynamic voltage scheduling; agile voltage scheduling; power management points;
D O I
10.1109/TC.2005.77
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Energy versus delay trade-offs are explored for systems that must manage energy expenditure as well as computation deadlines. The focus is execution of a single process on a single processor. Two probabilistic process models are considered, along with a family of power dissipation models. The first process model assumes that process complexity is exactly c cycles with probability p(c). The second model considers the detailed branching and loop structure of the code. Probabilities are attached at branch points. The power models assume that energy dissipation per cycle is proportional to v(m) and that execution time for a cycle is proportional to v(-n), where v is supply voltage. The energy versus delay trade-off is implemented using dynamic voltage and clock adjustments. The problems solved include 1) minimize expected execution time given a hard energy budget and 2) minimize expected energy expenditure given a hard deadline. The problem of minimimizing the expected value of Q(E,T) where Q is a penalty function and E and T are, respectively, total energy and total time, is also solved using the first process model. Analysis determines theoretical conditions where it may be profitable to switch voltage or modify an a priori voltage schedule.
引用
收藏
页码:508 / 520
页数:13
相关论文
共 50 条
  • [41] MEASURING THE EFFECTIVENESS OF TASK-LEVEL PARALLELISM FOR HIGH-LEVEL VISION
    HARVEY, W
    KALP, D
    TAMBE, M
    MCKEOWN, D
    NEWELL, A
    IMAGE UNDERSTANDING WORKSHOP /, 1989, : 916 - 933
  • [42] Automatic Extraction of Task-Level Parallelism for Heterogeneous MPSoCs
    Cordes, Daniel
    Neugebauer, Olaf
    Engel, Michael
    Marwedel, Peter
    2013 42ND ANNUAL INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP), 2013, : 950 - 959
  • [43] Escape Behaviour for the Task-Level Control of a Soft Robot
    Stommel, Martin
    Deng, Zhicong
    Xu, Weiliang
    2017 24TH INTERNATIONAL CONFERENCE ON MECHATRONICS AND MACHINE VISION IN PRACTICE (M2VIP), 2017, : 88 - 93
  • [44] Task-Level Analysis for a Language with async/finish Parallelism
    Albert, Elvira
    Arenas, Puri
    Genaim, Samir
    Zanardini, Damiano
    ACM SIGPLAN NOTICES, 2011, 46 (05) : 21 - 30
  • [45] Quantitative Assessment at Task-Level for Performance of Robotic Configurations and Task Plans
    Weng, Ching-Yen
    Tan, Wei Chian
    Yuan, Qilong
    Chen, I-Ming
    JOURNAL OF INTELLIGENT & ROBOTIC SYSTEMS, 2019, 96 (3-4) : 439 - 456
  • [46] TDFL - A TASK-LEVEL DATA-FLOW LANGUAGE
    SUHLER, PA
    BISWAS, J
    KORNER, KM
    BROWNE, JC
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 9 (02) : 103 - 115
  • [47] DISTRIBUTING COMPUTER POWER WITH TASK-LEVEL MICROS.
    Cadogan, Bill
    New Electronics, 1981, 14 (24): : 30 - 31
  • [48] Task-level value affects trial-level reward processing
    Hassall, Cameron D.
    Hunt, Laurence T.
    Holroyd, Clay B.
    NEUROIMAGE, 2022, 260
  • [49] Exploiting task-level concurrency in a programmable network interface
    Kim, HY
    Pai, VS
    Rixner, S
    ACM SIGPLAN NOTICES, 2003, 38 (10) : 61 - 72
  • [50] Task-Level Analysis for a Language with async/finish Parallelism
    Albert, Elvira
    Arenas, Puri
    Genaim, Samir
    Zanardini, Damiano
    LCTES 11: PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2011 CONFERENCE ON LANGUAGES, COMPILERS, TOOLS AND THEORY FOR EMBEDDED SYSTEMS, 2011, : 21 - 30