Scalable Hardware Content Router: Architecture, Modeling and Performance

被引:0
|
作者
Liu, Bin [1 ]
Dai, Huichen [1 ]
Xu, Wenquan [1 ]
Yun, Tong [1 ]
Miao, Ji [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
关键词
D O I
10.1109/IWQOS52092.2021.9521334
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Current Internet is evolving with the gradual shift from the traditional host-to-host communication model to the new host-to-content paradigm, which will eventually lead to a network of caches. The novel Named Data Networking (NDN) has been proposed as a future Internet architecture to embrace this paradigmatic shift, where caching becomes an ubiquitous functionality available at each router. A router with the functionality of content caching, running on NDN mechanisms, is termed as an NDN-based content router. Previous researchers focused on software content routers (SCR), which leverage a commercial off-the-shelf computer to execute content caching/accessing and named-based packet forwarding. SCR can only achieve limited throughput, which is far below the speed requirements of modern routers. Facing this situation, in this paper, we propose a hardware-based content router (HCR), aiming at purchasing wire-speed processing. We design a physically concise architecture for decoupling the packet buffers in line cards from the content caches attached to storage cards, enabling separate management and optimization while facilitating a modular structure for smooth capacity upgrade in response to increasing storage utilization. For lowering the operating complexity and reducing the storage management cost, we choose to employ distributed caches working in a cooperated manner by using consistent hashing. We model several candidate storage organizing schemes and carry out theoretical analyses for comparison. Analytical and synthetic workload-driven results show that the consistent hashing scheme achieves high cache performance and low cost simultaneously.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Scalable distributed architecture of the terabit router
    Fan, LJ
    Quan, CB
    Luan, GX
    PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT'2003, PROCEEDINGS, 2003, : 472 - 475
  • [2] Hardware Implementation and Evaluation of the Flexible Router Architecture for NoCs
    El-Sayed, Hossam
    Ragab, Mohammed
    Sayed, Mohammed S.
    Goulart, Victor
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 621 - 624
  • [3] Scalable router memory architecture based on interleaved DRAM
    Wang, Feng
    Hamdi, Mounir
    HPSR: 2006 WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2006, : 57 - +
  • [4] A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography
    Koziel, Brian
    Azarderakhsh, Reza
    Kermani, Mehran Mozaffari
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (11) : 1594 - 1609
  • [6] Power-Efficient and Scalable Virtual Router Architecture on FPGA
    Haria, Swapnil
    Ganegedara, Thilan
    Prasanna, Viktor
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [7] A COMPRESSED 3D-TORUS ARCHITECTURE FOR SCALABLE ROUTER
    Duan, Wuqing
    Zhang, Xiaoping
    Li, Menghan
    Zhang, Chao
    2011 4TH IEEE INTERNATIONAL CONFERENCE ON BROADBAND NETWORK AND MULTIMEDIA TECHNOLOGY (4TH IEEE IC-BNMT2011), 2011, : 23 - 28
  • [8] MPFS: A truly scalable router architecture for next generation Internet
    Sun ZhiGang
    Dai Yi
    Gong ZhengHu
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2008, 51 (11): : 1761 - 1771
  • [9] MPFS: A truly scalable router architecture for next generation Internet
    ZhiGang Sun
    Yi Dai
    ZhengHu Gong
    Science in China Series F: Information Sciences, 2008, 51 : 1761 - 1771
  • [10] Distributed architecture of the high performance router
    Ma, Q.S.
    Wang, H.Y.
    Xiaoxing Weixing Jisuanji Xitong/Mini-Micro Systems, 2001, 22 (03):