A Low Band Cellular Terminal Antenna Impedance Tuner in 130nm CMOS-SOI Technology

被引：0
|
作者：
Lindstrand, Jonas [1 ]
Vasilev, Ivaylo [1 ]
Sjoland, Henrik [1 ]
机构：
[1] Lund Univ, S-22100 Lund, Sweden
来源：
PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014) | 2014年
关键词：
CMOS; Silicon-on-insulator (SOT); Impedance matching; Impedance tuner; Switches; PERFORMANCE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a low band antenna impedance tuner in 130nm CMOS-SOI technology. It consists of three digitally controlled switched capacitor banks and two off-chip inductors and is intended for use in terminals supporting modern cellular standards like WCDMA and LTE. By using a negative gate bias in the off state, linearity can be improved and maintained. Measurements show an 01P3 exceeding +55dBm for all measured impedance states, which cover a VSWR of up to 5.4. The measured minimum loss is ldB or lower in the frequency range from 700-900MHz with spurious emissions below -30dBm at +33dBm input power. The switched capacitors are implemented with eight stacked transistors to yield a voltage handling of at least 20V, and in order to handle the large voltages custom designed capacitors are used.
引用
收藏
页码：459 / 462
页数：4
相关论文
共 50 条
  • [31] Low Power Consumption based 4T SRAM Cell for CMOS 130nm Technology
    Goyal, Anshul
    Agarwal, Vimal Kumar
    2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 590 - 593
  • [32] Benchmarking of advanced CD-SEMs at the 130nm CMOS technology node
    Bunday, BD
    Bishop, M
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVI, PTS 1 & 2, 2002, 4689 : 102 - 115
  • [33] Configurable low noise readout front-end for gaseous detectors in 130nm CMOS technology
    Hernandez, Hugo
    Van Noije, Wilhelmus
    Munhoz, Marcelo
    2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
  • [34] Human body model ESD protection concepts in SOI and bulk CMOS at the 130nm node
    Putnam, C
    Gauthier, R
    Muhammad, M
    Chatty, K
    Woo, M
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 23 - 25
  • [35] Development of a 20 GS/s Sampler Chip in 130nm CMOS Technology
    Bogdan, Mircea
    Frisch, Henry J.
    Genat, Jean-Francois C.
    Grabas, Herve
    Heintz, Mary K.
    Meehan, Samuel
    Oberla, Eric
    Ruckman, Larry L.
    Tang, Fukun
    Varner, Gary S.
    2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 1929 - +
  • [36] A high-performance CMOS-SOI antenna switch for the 2.5-5-GHz band
    Tinella, C
    Fournier, JM
    Belot, D
    Knopik, V
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) : 1279 - 1283
  • [37] An ultra low power consumption millimeter-wave voltage controlled oscillator in a 65 nm CMOS-SOI technology
    A. Mariano
    O. Mazouffre
    B. Leite
    Y. Deval
    J. B. Begueret
    D. Belot
    F. Rivet
    T. Taris
    Analog Integrated Circuits and Signal Processing, 2013, 76 : 277 - 286
  • [38] Digital Low-Power High-Band UWB Pulse Generator in 130nm CMOS Process
    Jung, Chang-Uk
    Yoo, Hyun-Jin
    Eo, Yun-Seong
    2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 652 - 654
  • [39] E-Shaped Patch Antenna Coupled Plasmonic FET for Broadband THz Detection in 130nm CMOS Technology
    Nahar, Shamsun
    Hella, Mona M.
    2014 39TH INTERNATIONAL CONFERENCE ON INFRARED, MILLIMETER, AND TERAHERTZ WAVES (IRMMW-THZ), 2014,
  • [40] An ultra low power consumption millimeter-wave voltage controlled oscillator in a 65 nm CMOS-SOI technology
    Mariano, A.
    Mazouffre, O.
    Leite, B.
    Deval, Y.
    Begueret, J. B.
    Belot, D.
    Rivet, F.
    Taris, T.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (03) : 277 - 286
12345