Optically differential reconfigurable gate array

被引:21
|
作者
Miyano, Mototsugu [1 ]
Watanabe, Minoru [1 ]
Kobayashi, Fuminori [1 ]
机构
[1] Kyushu Inst Technol, Dept Informat Sci, Iizuka, Fukuoka 8208502, Japan
关键词
FPGA; ORGA; optical reconfiguration; dynamic reconfiguration;
D O I
10.1002/ecjb.20420
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recent years have seen the development of optically reconfigurable gate arrays, which can be reconfigured using light at high speeds that cannot be implemented with electrical wiring. However, optically reconfigurable gate arrays have reconfiguration speeds of 16 to 20 mu s, which is fast compared to FPGAs (Field Programmable Gate Arrays), but high-speed reconfiguration, approaching the operating clock of a mounted circuit, has not been implemented. Also, partial reconfiguration, which is indispensable for frequent dynamic reconfiguration, has not been considered. The authors propose an Optically Differential Reconfigurable Gate Array (ODRGA), which can be reconfigured at high speeds close to the operating clock of a mounted circuit and which allows partial reconfiguration of any zone in bit units. This paper includes an overview of ODRGA and introduces the optically differential reconfigurable architecture, with which arbitrary, partial reconfiguration is possible, as well as the optically reconfigurable architecture enabling highspeed optical reconfiguration. Then, it is demonstrated that high-speed optical reconfiguration at 200 ns, the world's fastest system-level optical reconfiguration, is possible with an optical system using a pulse laser diode wherein nanosecond optical reconfiguration is possible with a prototype stand-alone VLSI chip. Finally, it is made clear that, in the future, improvement to the optical components will make possible nanosecond high-speed optical reconfiguration at the system level as well. (C) 2007 Wiley Periodicals, Inc.
引用
收藏
页码:132 / 139
页数:8
相关论文
共 50 条
  • [41] Programmable optically reconfigurable gate array architecture and its writer
    Kubota, Shinya
    Watanabe, Minoru
    APPLIED OPTICS, 2009, 48 (02) : 302 - 308
  • [42] Radiation tolerance of color configuration on an optically reconfigurable gate array
    Fujimori, Takumi
    Watanabe, Minoru
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2014, : 205 - 210
  • [43] Fiber remote configuration for a dynamic optically reconfigurable gate array
    Ueno, Yumiko
    Watanabe, Minoru
    2010 15TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC), 2010, : 250 - 251
  • [44] Voltage range evaluation of an optically reconfigurable gate array VLSI
    Shimamura, Yuki
    Watanabe, Minoru
    Watanabe, Nobuya
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 239 - 240
  • [45] A dynamic differential reconfiguration circuit for optically differential reconfigurable gate arrays
    Watanabe, Minoru
    Fujime, Ryuji
    Kobayashi, Fuminori
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 94 - +
  • [46] 0.18-μm CMOS Process highly sensitive differential optically reconfigurable gate array VLSI
    Watanabe, Takahiro
    Watanabe, Minoru
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 308 - 313
  • [47] An Optically Differential Reconfigurable Gate Array with a partial reconfiguration optical system and its power consumption estimation
    Watanabe, M
    Kobayashi, F
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 735 - 738
  • [48] Soft-error tolerance of an optically reconfigurable gate array VLSI
    Fujimori, Takumi
    Watanabe, Minoru
    2018 26TH INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING (ICSENG 2018), 2018,
  • [49] A 144-configuration context MEMS optically reconfigurable gate array
    Yamaji, Yuichiro
    Watanabe, Minoru
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 237 - 241
  • [50] Binary MEMS optically reconfigurable gate array for an artificial brain system
    Yamaji, Yuichiro
    Watanabe, Minoru
    PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON ARTIFICIAL LIFE AND ROBOTICS (AROB 17TH '12), 2012, : 614 - 617