Optically differential reconfigurable gate array

被引:21
|
作者
Miyano, Mototsugu [1 ]
Watanabe, Minoru [1 ]
Kobayashi, Fuminori [1 ]
机构
[1] Kyushu Inst Technol, Dept Informat Sci, Iizuka, Fukuoka 8208502, Japan
关键词
FPGA; ORGA; optical reconfiguration; dynamic reconfiguration;
D O I
10.1002/ecjb.20420
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recent years have seen the development of optically reconfigurable gate arrays, which can be reconfigured using light at high speeds that cannot be implemented with electrical wiring. However, optically reconfigurable gate arrays have reconfiguration speeds of 16 to 20 mu s, which is fast compared to FPGAs (Field Programmable Gate Arrays), but high-speed reconfiguration, approaching the operating clock of a mounted circuit, has not been implemented. Also, partial reconfiguration, which is indispensable for frequent dynamic reconfiguration, has not been considered. The authors propose an Optically Differential Reconfigurable Gate Array (ODRGA), which can be reconfigured at high speeds close to the operating clock of a mounted circuit and which allows partial reconfiguration of any zone in bit units. This paper includes an overview of ODRGA and introduces the optically differential reconfigurable architecture, with which arbitrary, partial reconfiguration is possible, as well as the optically reconfigurable architecture enabling highspeed optical reconfiguration. Then, it is demonstrated that high-speed optical reconfiguration at 200 ns, the world's fastest system-level optical reconfiguration, is possible with an optical system using a pulse laser diode wherein nanosecond optical reconfiguration is possible with a prototype stand-alone VLSI chip. Finally, it is made clear that, in the future, improvement to the optical components will make possible nanosecond high-speed optical reconfiguration at the system level as well. (C) 2007 Wiley Periodicals, Inc.
引用
收藏
页码:132 / 139
页数:8
相关论文
共 50 条
  • [1] MEMS Optically Differential Reconfigurable Gate Array
    Morita, Hironobu
    Watanabe, Minoru
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 119 - 122
  • [2] Configuration for an optically differential reconfigurable gate array
    Miyano, M
    Watanabe, M
    Kobayashi, F
    SICE 2003 ANNUAL CONFERENCE, VOLS 1-3, 2003, : 1984 - 1987
  • [3] Optically reconfigurable gate array
    Mumbru, J
    Panotopoulos, G
    Psaltis, D
    An, X
    Zhou, G
    Mok, F
    29TH APPLIED IMAGERY PATTERN RECOGNITION WORKSHOP, PROCEEDINGS, 2000, : 84 - 84
  • [4] A Four-Context Optically Differential Reconfigurable Gate Array
    Nakajima, Mao
    Watanabe, Minoru
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2009, 27 (20) : 4460 - 4470
  • [5] Scaling prospect of optically differential reconfigurable gate array VLSIs
    Watanabe, Minoru
    Shiki, Takenori
    Kobayashi, Fuminori
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 60 (1-2) : 137 - 143
  • [6] Scaling prospect of optically differential reconfigurable gate array VLSIs
    Minoru Watanabe
    Takenori Shiki
    Fuminori Kobayashi
    Analog Integrated Circuits and Signal Processing, 2009, 60 : 137 - 143
  • [7] Scaling rule of optically differential reconfigurable gate array VLSIs
    Watanabe, Minoru
    Shiki, Takenori
    Kobayashi, Fuminori
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 101 - 104
  • [8] Timing analysis of an optically differential reconfigurable gate array for dynamically reconfigurable processors
    Watanabe, M
    Kobayashi, F
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 311 - 311
  • [9] Dynamic optically reconfigurable gate array
    Department of Systems Innovation and Informatics, Kyushu Institute of Technology, 680-4 Kawazu, Iizuka, Fukuoka 820-8502, Japan
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3510 - 3515
  • [10] An optically differential reconfigurable gate array and its power consumption estimation
    Watanabe, M
    Kobayashi, F
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 197 - 202