Effect of Lightly Doped Drain on the Electrical Characteristics of CMOS Compatible Vertical MOSFETs

被引:0
|
作者
Rubel, D. H. [1 ]
Sun, Kai [2 ]
Hall, S. [3 ]
Ashburn, P. [2 ]
Hakim, M. M. A. [1 ,2 ]
机构
[1] East West Univ, Main Rd, Dhaka 1212, Bangladesh
[2] Univ Southampton, Nano Res Grp, Southampton SO17 1BJ, Hants, England
[3] Univ Liverpool, Dept EEE, Liverpool L69 3GJ, Merseyside, England
关键词
Fillet Local OXidation (FILOX); CMOS; Silicidation; vertical MOSFETs; OXIDATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Effects of lightly doped drain (LDD) on the 100 nm CMOS compatible vertical MOSFETs are investigated for different body doping. It is found that with the increase of LDD doping drive current of vertical MOSFET increases whereas subthreshold performance is degraded. The degradation of subthreshold performance is found to be more prominent at low body doping values. In addition, the threshold voltage of vertical MOSFET is found to decrease with the increase of LDD doping. These effects are explained by the reduction of the effective channel lengths and decrease in the source/ drain series resistances with the increase of LDD doping. This analysis reveals that the body doping of 100 nm vertical MOSFETs should be around 6 x 10(17) / cm3 to 1 x 10(18) / cm(3) with an appropriate anneal to deliver a LDD doping around 5 x 1019 / cm(3) for a good sub-threshold characteristics which is very significant for choosing appropriate body doping and LDD doping values for fabricating 100nm CMOS compatible vertical MOSFETs.
引用
收藏
页码:344 / 347
页数:4
相关论文
共 50 条
  • [21] Short-channel drain current model for asymmetric heavily/lightly doped DG MOSFETs
    Dutta, Pradipta
    Syamal, Binit
    Koley, Kalyan
    Dutta, Arka
    Sarkar, C. K.
    PRAMANA-JOURNAL OF PHYSICS, 2017, 89 (02):
  • [22] A New Threshold Voltage and Drain Current Model for Lightly/Heavily Doped Surrounding Gate MOSFETs
    Dutta, Pradipta
    Syamal, Binit
    Koley, Kalyan
    Mohankumar, N.
    Sarkar, C. K.
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2015, 12 (09) : 2515 - 2522
  • [23] EFFECTS OF LIGHTLY DOPED DRAIN STRUCTURE WITH OPTIMUM ION DOSE ON P-CHANNEL MOSFETS
    KAGA, T
    SAKAI, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2384 - 2390
  • [24] CMOS-compatible vertical MOSFETs and logic gates with reduced parasitic capacitance
    Kunz, VD
    de Groot, CH
    Gili, E
    Uchino, T
    Hall, S
    Ashburn, P
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 221 - 224
  • [25] Fabrication of 32 nm vertical nMOSFETs with asymmetric graded lightly doped drain structure
    Zhou, Falong
    Huang, Ru
    Wu, Dake
    An, Xia
    Guo, Ao
    Xu, Xiaoyan
    Zhang, Dacheng
    Zhang, Xing
    Wang, Yangyuan
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (03) : H202 - H204
  • [26] Modeling the drain current and its equation parameters for lightly doped symmetrical double-gate MOSFETs
    Bhartiat, Mini
    Chatterjeet, Arun Kumar
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (04)
  • [27] Modeling the drain current and its equation parameters for lightly doped symmetrical double-gate MOSFETs
    Mini Bhartia
    Arun Kumar Chatterjee
    Journal of Semiconductors, 2015, (04) : 48 - 54
  • [28] Low-frequency generation-recombination noise in fully overlapped lightly doped drain MOSFETs
    Kumar, A
    Kalra, E
    Haldar, S
    Gupta, RS
    MICROELECTRONICS JOURNAL, 2001, 32 (01) : 43 - 47
  • [29] Modeling the drain current and its equation parameters for lightly doped symmetrical double-gate MOSFETs
    Mini Bhartia
    Arun Kumar Chatterjee
    Journal of Semiconductors, 2015, 36 (04) : 48 - 54
  • [30] CMOS Compatible Gate-All-Around Vertical Silicon-Nanowire MOSFETs
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 318 - 321