Robust underfill selection methodology for flip chip

被引:0
|
作者
Islam, Nokibul [1 ]
Jimarez, Miguel [1 ]
Darveaux, Robert [1 ]
Lee, JoonYeob
Na, JaeYoung
Kim, KeunSoo
机构
[1] Amkor Technol Inc, Chandler, AZ 85248 USA
关键词
D O I
暂无
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
Underfill is one of the crucial materials in flip chip (FC) packages. The role of underfill is not only to protect the solder bumps but to minimize package warpage, and to protect the fragile low k dielectric at end of line (EOL), moisture resistance test (MRT), and temperature cycle B (TCB) conditions. As packages move towards green products, the complexity of selecting a good underfill increases. The interaction of high Pb or eutectic solder with the underfill is different than that of Pb free solder. Moreover Pb free solder behavior for FC bumps is just being explored in the literature. Besides Pb free solder, other parameters like die passivation, bump height and pitch, under bump metallurgy (UBM) metallization, and package substrate are also extremely important for underfill selection. As the design of the package continues to change smaller package, tighter bump pitch and thinner core and build up (BU) layers, all of these parameters are directly related to package reliability. Sometimes an underfill good for a smaller die, body size, taller bump height, and pitch doesn't necessarily mean it will be appropriate for a bigger die with larger body, and tighter bumps. So there are lots of variables in the package that directly affect the reliability. A good underfill should have very good adhesion between underfill and die passivation at room temperature, and moderate adhesion at underfill Tg. Adhesion properties are solely depend on chemistry of the underfill. Therefore to determine a good underfill for a bigger die and body size, we need to have a sequential selection methodology. In this paper a sequential selection methodology is used to eliminate the unsuccessful underfill candidates and select the best one which comfortably satisfies the requirements for all different solder alloys, and a wider range of package geometries. Important selection criteria including underfill workability issues and modeling data are also discussed.
引用
收藏
页码:533 / 540
页数:8
相关论文
共 50 条
  • [31] Dispensing flip chip underfill process problems and solutions
    Norris, MJ
    TWENTY SECOND IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, IEMT-EUROPE 1998: ELECTRONICS MANUFACTURING AND DEVELOPMENT FOR AUTOMOTIVES, 1998, : 119 - 124
  • [32] Mechanism of underfill voids formation in flip chip packaging
    Goh, E
    Zhao, XL
    Anand, A
    Mui, YC
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 729 - 733
  • [33] The effects of underfill on the reliability of flip chip solder joints
    Su, P
    Rzepka, S
    Korhonen, M
    Li, CY
    JOURNAL OF ELECTRONIC MATERIALS, 1999, 28 (09) : 1017 - 1022
  • [34] Enhancement of underfill encapsulants for flip-chip technology
    Vincent, MB
    Wong, CP
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 1999, 11 (03) : 33 - 39
  • [35] Underfill Study for Large Dice Flip Chip Packages
    Lin, Antony
    Li, C. Y.
    Shih, Meng-Kai
    Lai, Yi-Shao
    Appelt, Bernd
    Tseng, Andy
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1237 - +
  • [36] Underfill material requirements for reliable flip chip assemblies
    Tay, HL
    Cui, CQ
    2ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 345 - 348
  • [37] The effects of underfill on the reliability of flip chip solder joints
    Peng Su
    Sven Rzepka
    Matt Korhonen
    C. Y. Li
    Journal of Electronic Materials, 1999, 28 : 1017 - 1022
  • [38] Developing an underfill process for dense flip chip applications
    Leong, WH
    NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 10 - 17
  • [39] Rheology of the underfill flow process in a flip chip package
    Rasiah, IJ
    TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 221 - 228
  • [40] Underfill material requirements for reliable flip chip assemblies
    Inst of Microelectronics, Singapore, Singapore
    Proceedings of the Electronic Packaging Technology Conference, EPTC, 1998, : 345 - 348