A ROM-less DDFS Based on a Parabolic Polynomial Interpolation Method with an Offset

被引:1
|
作者
Wang, Chua-Chin [1 ]
Hsu, Chia-Hao [1 ]
Lee, Chia-Chuan [1 ]
Huang, Jian-Ming [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung, Taiwan
关键词
Direct digital frequency synthesizer (DDFS); Interpolation; Spurious free dynamic range (SFDR);
D O I
10.1007/s11265-010-0498-1
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A novel direct digital frequency synthesizer (DDFS) based on a parabolic polynomial with an offset is proposed in this paper. A 16-segment parabolic polynomial interpolation is adopted to replace the traditional ROM-based phase-to-amplitude conversion methods. Besides, the proposed parabolic polynomial interpolation is realized in a multiplier-less structure such that the speed can be significantly improved. This work is manufactured by a standard 0.13 mu m CMOS cell-based technology. The maximum clock rate is 161 MHz, the core area is 0.33 mm(2), and the spurious free dynamic range (SDRF) is 117 dBc by physical measurements on silicon.
引用
收藏
页码:351 / 359
页数:9
相关论文
共 50 条
  • [21] Analysis of Quarter Method Applied ROM-Based DDFS Architecture
    Park, Jae-Yun
    Kim, Su-Hyeon
    Yoo, Hyunyoung
    Nam, Jae-Won
    IEEE ACCESS, 2023, 11 : 117137 - 117148
  • [22] Differential Based Area Efficient ROM-Less Quadrature Direct Digital Frequency Synthesis
    Khan, Yasir A.
    Ullah, Anees
    Ali, Hazrat
    Yahya, Khwaja M.
    Ali, Nazim
    Khan, Muhammad U. K.
    ICET: 2009 INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES, PROCEEDINGS, 2009, : 81 - +
  • [23] A Novel ROM-less Architecture for Direct Digital Frequency Synthesizer based on Linear Neural Networks
    Karthikeyan, G. C.
    Lakshmanan, K.
    Hariharan, K.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [24] A ROM-Less Direct Digital Frequency Synthesizer Based on Fifth-Degree Bezier Curve Approximation
    Singh, Ravinder
    Roy, Kathika
    Kapuriya, B. R.
    Bhattacharya, C.
    2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 13 - 16
  • [25] An Efficient ROM-Less Direct Digital Synthesizer Based On Bhaskara I's Sine Approximation Formula
    Nekounamm, Majid
    Eshghi, Mohammad
    2012 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM (FCS), 2012,
  • [26] A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation
    Sodagar, AM
    Lahiji, GR
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (09): : 850 - 857
  • [27] A novel architecture for ROM-less sine-output direct digital frequency synthesizers by using the 2nd-order parabolic approximation
    Sodagar, AM
    Lahiji, GR
    PROCEEDINGS OF THE 2000 IEEE/EIA INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM & EXHIBITION, 2000, : 284 - 289
  • [28] A 2-GHz ROM-Less Direct Digital Frequency Synthesizer Based on an Analog Sine-Mapper Circuit
    Beheshti, Mahdi
    Jannesari, Abumoslem
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 1603 - 1608
  • [29] A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula
    Wang, CC
    Tseng, YL
    She, HC
    Li, CC
    Hu, R
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (09) : 895 - 900