A ROM-less DDFS Based on a Parabolic Polynomial Interpolation Method with an Offset

被引：1

作者：

Wang, Chua-Chin ^{[1
]}

Hsu, Chia-Hao ^{[1
]}

Lee, Chia-Chuan ^{[1
]}

Huang, Jian-Ming ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung, Taiwan

来源：

JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2011年 / 64卷 / 03期

关键词：

Direct digital frequency synthesizer (DDFS); Interpolation; Spurious free dynamic range (SFDR);

D O I：

10.1007/s11265-010-0498-1

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel direct digital frequency synthesizer (DDFS) based on a parabolic polynomial with an offset is proposed in this paper. A 16-segment parabolic polynomial interpolation is adopted to replace the traditional ROM-based phase-to-amplitude conversion methods. Besides, the proposed parabolic polynomial interpolation is realized in a multiplier-less structure such that the speed can be significantly improved. This work is manufactured by a standard 0.13 mu m CMOS cell-based technology. The maximum clock rate is 161 MHz, the core area is 0.33 mm(2), and the spurious free dynamic range (SDRF) is 117 dBc by physical measurements on silicon.

引用

页码：351 / 359

页数：9

共 50 条

[1] A ROM-less DDFS Based on a Parabolic Polynomial Interpolation Method with an Offset
Chua-Chin Wang
Chia-Hao Hsu
Chia-Chuan Lee
Jian-Ming Huang
Journal of Signal Processing Systems, 2011, 64 : 351 - 359
[2] A Pipeline ROM-less DDFS Using Equal-Division Interpolation
Tsai, Tsung-Yi
Shih, Hsiang-Yu
Wang, Chua-Chin
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 19 - 20
[3] High SFDR Pipeline ROM-less DDFS Design on FPGA Platform Using Parabolic Equations
Wang, Chua-Chin
Shih, Hsiang-Yu
Wang, Wei
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1287 - 1290
[4] A novel ROM-less direct digital frequency synthesizer based on Chebyshev polynomial interpolation
Ashrafi, A
Pan, ZX
Adhami, R
Wells, BE
PROCEEDINGS OF THE THIRTY-SIXTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2004, : 393 - 397
[5] Efficient, ROM-less DDFS using non-linear interpolation and non-linear DAC
McEwan, A. L.
Collins, S.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 48 (03) : 231 - 237
[6] Efficient, ROM-less DDFS using non-linear interpolation and non-linear DAC
A. L. McEwan
S. Collins
Analog Integrated Circuits and Signal Processing, 2006, 48 : 231 - 237
[7] A ROM-less DDFS Using A Nonlinear DAC With An Error Compensation Current Array
Wang, Chua-Chin
Hsu, Chia-Hao
Yao, Tuo-Yu
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1632 - 1635
[8] Power-effective ROM-less DDFS Design Approach with High SFDR Performance
Wang, Chua-Chin
Sulistiyanto, Nanang
Shih, Hsiang-Yu
Lin, Yu-Cheng
Wang, Wei
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2020, 92 (02): : 213 - 224
[9] A ROM-Less Direct Digital Frequency Synthesizer Based on Hybrid Polynomial Approximation
Omran, Qahtan Khalaf
Islam, Mohammad Tariqul
Misran, Norbahiah
Faruque, Mohammad Rashed Iqbal
SCIENTIFIC WORLD JOURNAL, 2014,
[10] Dynamic Power Estimation for ROM-less DDFS Designs Using Switching Activity Analysis
Wang, Wei
Xu, Yuan-Yuan
Wang, Chua-Chin
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 280 - 281

← 1 2 3 4 5 →