An Efficient Approch to VLSI Circuit Partitioning using Evolutionary Algorithms

被引：3
|
作者：
Sangwan, Dhiraj [1 ]
Verma, Seema [2 ]
Kumar, Rajesh [3 ]
机构：
[1] CSIR CEERI, Pilani, Rajasthan, India
[2] Banasthali Vidyapeeth, ECE Dept, Vanasthali, Rajasthan, India
[3] MNIT, ECE Dept, Jaipur, Rajasthan, India
来源：
2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS | 2014年
关键词：
Algorithm; Evolutionary Algorithm; VLSI; Circuit Partitioning; Kernighan Lin; Fiduccia Mattheyses Algorithm; optimization; Simulated Annealing; Genetic Algorithm; cut-size;
D O I：
10.1109/CICN.2014.195
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Circuit Partitioning generally formulated as graph partitioning problem is an important step in physical design of circuits. The use of Evolutionary techniques is increasingly used to solve NP complete problems i.e. applications for logic minimization and simulation heuristics. This paper explores the evolutionary approach of genetic algorithm and propose a hybrid technique involving the strengths of the existing techniques resulting in a better partitioning and placement of circuits. It can further be extended to the Hardware/Software boundary of algorithms and can be applied to real world physical design problems.
引用
收藏
页码：925 / 929
页数：5
相关论文
共 50 条
  • [41] EFFICIENT MODELING OF INTERCONNECTIONS IN A VLSI CIRCUIT
    NELIS, H
    DEWILDE, P
    DEPRETTERE, E
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 872 - 876
  • [42] Estimation of the Equivalent Circuit Parameters in Transformers Using Evolutionary Algorithms
    Ascencion-Mestiza, Hector
    Maximov, Serguei
    Mezura-Montes, Efren
    Olivares-Galvan, Juan Carlos
    Ocon-Valdez, Rodrigo
    Escarela-Perez, Rafael
    MATHEMATICAL AND COMPUTATIONAL APPLICATIONS, 2023, 28 (02)
  • [43] Two novel multiway circuit partitioning algorithms using relaxed locking
    Dasdan, A
    Aykanat, C
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (02) : 169 - 178
  • [44] An efficient logic extraction algorithm using partitioning and circuit encoding
    Huang, L
    Jiang, TY
    Jou, JY
    Huang, HL
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 249 - 252
  • [45] An Efficient Information Retrieval System Using Evolutionary Algorithms
    Mhawi, Doaa N.
    Oleiwi, Haider W.
    Saeed, Nagham H.
    Al-Taie, Heba L.
    NETWORK, 2022, 2 (04): : 583 - 605
  • [46] A connectivity based clustering algorithm with application to VLSI circuit partitioning
    Li, Jianhua
    Behjat, Laleh
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (05) : 384 - 388
  • [47] Simulated Annealing based Delay Centric VLSI Circuit Partitioning
    Gill, S. S.
    Chandel, R.
    Chandel, A.
    Sandhu, Parvinder S.
    PROCEEDINGS 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, (ICCSIT 2010), VOL 1, 2010, : 1 - 4
  • [48] Multiway VLSI circuit partitioning based on dual net representation
    Cong, J
    Labio, WJ
    Shivakumar, N
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (04) : 396 - 409
  • [49] A genetic local search hybrid architecture for VLSI circuit partitioning
    Coe, S
    Areibi, S
    Moussa, M
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 253 - 256
  • [50] An efficient two-stage method for optimal sensor placement using graph-theoretical partitioning and evolutionary algorithms
    Kaveh, Ali
    Eslamlou, Armin Dadras
    STRUCTURAL CONTROL & HEALTH MONITORING, 2019, 26 (04):
12345