Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Latchup-Free Immunity

被引：0

作者：

Tang, Kai-Neng ^{[1
]}

Liao, Seian-Feng ^{[1
]}

Ker, Ming-Dou ^{[1
]}

Chiou, Hwa-Chyi ^{[2
]}

Huang, Yeh-Jen ^{[2
]}

Tsai, Chun-Chien ^{[2
]}

Jou, Yeh-Ning ^{[2
]}

Lin, Geeng-Lih ^{[2
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan

[2] Vanguard Int Semicond Corp, Hsinchu, Taiwan

来源：

2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Electrostatic discharge (ESD) and latchup are important reliability issues to the CMOS integrated circuits in high-voltage (HV) applications. In this work, the stacked low-voltage (LV) PMOS has been verified to sustain a high ESD level with high holding voltage in a 0.25-mu m BCD process. Stacked devices in different configuration were also investigated in silicon chip to get high ESD robustness and latchup-free immunity for HV applications.

引用

页码：325 / 328

页数：4

共 50 条

[21] LOW-VOLTAGE GENERATORS OF HIGH-VOLTAGE NANOSECOND PULSES
BELKIN, VS
SHULZHENKO, GI
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1994, 37 (04) : 437 - 440
[22] ESD Protection Design With Stacked High-Holding-Voltage SCR for High-Voltage Pins in a Battery-Monitoring IC
Dai, Chia-Tsen
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 1996 - 2002
[23] Latchup-free ESD protection design with complementary substrate-triggered SCR devices
Ker, MD
Hsu, KC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (08) : 1380 - 1392
[24] Anomalous latchup failure induced by on-chip ESD protection circuit in a high-voltage CMOS IC product
Lin, IC
Huang, CY
Chao, CJ
Ker, MD
Chuan, SY
Leu, LY
Chiu, FC
Tseng, JC
PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, : 75 - 79
[25] Robust dual-direction SCR with low trigger voltage, tunable holding voltage for high-voltage ESD protection
Wang, Yang
Jin, Xiangliang
Yang, Liu
Jiang, Qi
Yuan, Huihui
MICROELECTRONICS RELIABILITY, 2015, 55 (3-4) : 520 - 526
[26] Anomalous latchup failure induced by on-chip ESD protection circuit in a high-voltage CMOS IC product
Lin, IC
Huang, CY
Chao, CJ
Ker, MD
MICROELECTRONICS RELIABILITY, 2003, 43 (08) : 1295 - 1301
[27] High-Voltage ESD Protection Device With Fast Transient Reaction and High Holding Voltage
Lai, Da-Wei
de Raad, Gijs
Sque, Stephen
Peters, Wim
Smedes, Theo
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 2884 - 2891
[28] TEMPERATURE DISTRIBUTION IN THE PLASMA OF LOW-VOLTAGE AND HIGH-VOLTAGE DISCHARGES
GUREVICH, DB
PROKOFIEV, VK
OPTIKA I SPEKTROSKOPIYA, 1957, 2 (04): : 417 - 420
[29] A HIGH-VOLTAGE NEURAL STIMULATOR COMBINED WITH A LOW-VOLTAGE RECORDER
Bihr, Ulrich
Anders, Jens
Becker, Joachim
Ortmanns, Maurits
BIOMEDICAL ENGINEERING-BIOMEDIZINISCHE TECHNIK, 2013, 58
[30] LOW-VOLTAGE FEEDBACK LOOP CONTROLS HIGH-VOLTAGE SUPPLY
KRUSBERG, RJ
ELECTRONICS, 1971, 44 (07): : 69 - &

← 1 2 3 4 5 →