Over 10GHz lateral silicon photodetector fabricated on silicon-on-insulator substrate by CMOS-compatible process

被引:28
|
作者
Li, Gen [1 ]
Maekita, Kazuaki [1 ]
Mitsuno, Hiroya [1 ]
Maruyama, Takeo [1 ]
Iiyama, Koichi [1 ]
机构
[1] Kanazawa Univ, Grad Sch Nat Sci & Technol, Kanazawa, Ishikawa 9201192, Japan
关键词
HIGH-SPEED; STANDARD CMOS; OPTICAL RECEIVER; AVALANCHE PHOTODETECTOR; TECHNOLOGY; PHOTODIODE; PHOTORECEIVER; DETECTOR;
D O I
10.7567/JJAP.54.04DG06
中图分类号
O59 [应用物理学];
学科分类号
摘要
We report a design and implementation of lateral silicon photodetectors fabricated on a silicon-on-insulator (SOI) substrate in a complementary CMOS-compatible process. In addition, we disscuss the structure dependences on the frequency and optimum design for a maximum bandwidth. A standard device fabricated with a 210nm absorbing layer, a finger width of 1.00 mu m, a finger spacing of 1.63 mu m, a square detector area of 20 x 20 mu m(2), and a pad size of 60 x 60 mu m(2) achieved a bandwidth of 12.6GHz at a bias voltage of 10 V, with a responsivity of 7.5mA/Wat 850nm wavelength. A photodetector with the same geometry, which was fabricated with a smaller pad size of 30 x 30 mu m(2), exhibited a bandwidth of 13.6GHz. (C) 2015 The Japan Society of Applied Physics
引用
收藏
页数:4
相关论文
共 50 条
  • [21] High-efficiency fiber-to-chip grating couplers realized using an advanced CMOS-compatible Silicon-On-Insulator platform
    Vermeulen, D.
    Selvaraja, S.
    Verheyen, P.
    Lepage, G.
    Bogaerts, W.
    Absil, P.
    Van Thourhout, D.
    Roelkens, G.
    OPTICS EXPRESS, 2010, 18 (17): : 18278 - 18283
  • [22] Investigation of transient substrate currents in lateral power devices on silicon-on-insulator
    Sumida, H
    Hirabayashi, A
    Tagami, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1996, 35 (8B): : L1038 - L1041
  • [23] CMOS-compatible high-speed planar silicon photodiodes fabricated on SOI substrates
    Csutak, SM
    Schaub, JD
    Wu, WE
    Shimer, R
    Campbell, JC
    IEEE JOURNAL OF QUANTUM ELECTRONICS, 2002, 38 (02) : 193 - 196
  • [24] RF model of lateral bipolar junction transistor on silicon-on-insulator substrate
    Lee, Dora
    Sun, I-Shan Michael
    Ng, Wai Tung
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 313 - 316
  • [25] Charge-injection photogate pixel fabricated in CMOS silicon-on-insulator technology
    Durini, Daniel
    Brockherde, Wemer
    Hosticka, Bedrich J.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2009, 37 (02) : 179 - 192
  • [26] CMOS-compatible through silicon vias for 3D process integration
    Tsang, Cornelia K.
    Andry, Paul S.
    Sprogis, Edmund J.
    Patel, Chirag S.
    Webb, Bucknell C.
    Manzer, Dennis G.
    Knickerbocker, John U.
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 145 - +
  • [27] Electrical characteristics of air-bridge-structured silicon nanowire fabricated by micromachining a silicon-on-insulator substrate
    Fujii, H
    Kanemaru, S
    Matsukawa, T
    Itoh, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (12B): : 7237 - 7240
  • [28] Advancing optomechanical sensing: Novel CMOS-compatible plasmonic pressure sensor with Silicon-Insulator-Silicon waveguide configuration
    Taharat, Abdullah
    Kabir, Mohammad Abrar
    Keats, Aseer Imad
    Rakib, A. K. M.
    Sagor, Rakibul Hasan
    OPTICS COMMUNICATIONS, 2025, 578
  • [29] Electrical characteristics of air-bridge-structured silicon nanowire fabricated by micromachining a silicon-on-insulator substrate
    Fujii, Hideo
    Kanemaru, Seigo
    Matsukawa, Takashi
    Itoh, Junji
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1999, 38 (12 B): : 7237 - 7240
  • [30] Footprint analysis of cmos compatible silicon-on-insulator based pho-tonic waveguides
    Chandra V.
    Ranjan R.
    Micro and Nanosystems, 2021, 13 (03) : 360 - 368