Impact of Self-Heating Effect on the Retention of 3-D NAND Flash Memory

被引:0
|
作者
Wang, Kunliang [1 ]
Lun, Zhiyuan [2 ]
Chen, Wangyong [1 ]
Liu, Xiaoyan [1 ]
Du, Gang [1 ]
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
[2] Huawei Technol Co Ltd, Hangzhou, Zhejiang, Peoples R China
关键词
THERMAL-CONDUCTIVITY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The three-dimensional (3-D) NAND flash memory technology has been considered as a promising candidate for future memory solutions, because it overcomes the scaling limitation and reliability issues faced by conventional planar memory. Even though 3-D NAND flash memory structures have many merits, self-heating effect is aggravated seriously due to the poor thermal conductivity of some of the materials in nanoscale used in 3-D NAND fabrication and gate-all-around (GAA) geometry. In this work, the local temperatures in a 3-D NAND flash memory with different operation modes are evaluated. The average temperature can be heated to 400K for the 48-layer stacked cells during the continuous PAGE READ operation. The self-heating effect will cause severe degradation of retention due to the thermal enhanced charge diffusion along the 3-D NAND vertical structure. The impact of self-heating effect on the retention of a string of three cells is simulated by electro-thermal simulation, and three different programmed patterns are considered. The most severe retention degradation by up to 1.6V of the 5.6V programmed voltage after 10(7)s retention time. The results can be useful to the design and optimization for the new generation of 3-D NAND flash memory.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Impact of Temperature on the Amplitude of RTN Fluctuations in 3-D NAND Flash Cells
    Nicosia, G.
    Mannara, A.
    Resnati, D.
    Paolucci, G. M.
    Tessariol, P.
    Lacaita, A. L.
    Spinelli, A. S.
    Goda, A.
    Compagnoni, C. Monzio
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [32] Impact of Cycling on Random Telegraph Noise in 3-D NAND Flash Arrays
    Nicosia, Gianluca
    Goda, Akira
    Spinelli, Alessandro S.
    Compagnoni, Christian Monzio
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (08) : 1175 - 1178
  • [33] Data-Aware 3-D TLC NAND Flash Memory Reliability Optimization
    Salamin, Sami
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (10) : 5962 - 5974
  • [34] Impact of Electron and Hole Trap Profiles in BE-TOX on Retention Characteristics of 3D NAND Flash Memory
    Yoon, Gilsang
    Go, Donghyun
    Park, Jounghun
    Kim, Donghwi
    Kim, Jongwoo
    An, Ukju
    Kim, Jungsik
    Lee, Jeong-Soo
    Kong, Byoung Don
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2024, 23 : 733 - 740
  • [35] Investigation of Endurance Characteristics in 3-D nand Flash Memory With Trap Profile Analysis
    Jo, Hyungjun
    Kim, Jongwoo
    Cho, Yonggyu
    Shim, Hyunyoung
    Sim, Jaesung
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 1852 - 1857
  • [36] Exploiting Error Characteristic to Optimize Read Voltage for 3-D NAND Flash Memory
    Zhang, Meng
    Wu, Fei
    Yu, Qin
    Liu, Weihua
    Wang, Yifan
    Xie, Changsheng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (12) : 5490 - 5496
  • [37] Exploiting Metadata to Estimate Read Reference Voltage for 3-D nand Flash Memory
    Li, Yingge
    Han, Guojun
    Huang, Sanwei
    Liu, Chang
    Zhang, Meng
    Wu, Fei
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2023, 69 (01) : 9 - 17
  • [38] A Novel Program Operation Scheme With Negative Bias in 3-D NAND Flash Memory
    Sim, Jae-Min
    Kang, Myounggon
    Song, Yun-Heub
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (12) : 6112 - 6117
  • [39] Experimental Verification and Analysis of the Acceleration Factor Model for 3-D NAND Flash Memory
    Wei, Debao
    Feng, Hua
    Qiao, Liyan
    Hu, Cong
    Peng, Xiyuan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (10) : 3543 - 3547
  • [40] Space Program Scheme for 3-D NAND Flash Memory Specialized for the TLC Design
    Kang, Ho-Jung
    Choi, Nagyong
    Lee, Dong Hwan
    Lee, Tackhwi
    Chung, Sungyong
    Bae, Jong-Ho
    Park, Byung-Gook
    Lee, Jong-Ho
    2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 201 - 202