共 50 条
- [21] A Soft Error Tolerance Estimation Method for Sequential Circuits 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 268 - 276
- [22] A Fast Statistical Soft Error Rate Estimation Method for Nano-scale Combinational Circuits Journal of Electronic Testing, 2016, 32 : 291 - 305
- [23] A Fast Statistical Soft Error Rate Estimation Method for Nano-scale Combinational Circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (03): : 291 - 305
- [24] Scaling analytical models for soft error rate estimation under a multiple-fault environment DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 641 - +
- [27] Partial error masking to reduce soft error failure rate in logic circuits 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 433 - 440
- [28] Event-driven Transient Error Propagation: A Scalable and Accurate Soft Error Rate Estimation Approach 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 743 - 748
- [30] Gate Resizing for Soft Error Rate Reduction in Nano-scale Digital Circuits Considering Process Variations 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 445 - 452