Analytical approach for soft error rate estimation in digital circuits

被引:43
|
作者
Asadi, G [1 ]
Tahoori, MB [1 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
关键词
D O I
10.1109/ISCAS.2005.1465256
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Soft errors due to cosmic rays cause reliability problems during lifetime operation of digital systems, which increase exponentially with Moore's law. The first step in developing efficient soft error tolerant schemes is to analyze the effect of soft errors at the system level. In this work we develop a systematic approach for soft error rate estimation. Experiments on benchmark circuits and comparison of the results with random fault injection (previous work) show that our proposed method is on average 95% accurate while 4-5 orders of magnitude faster.
引用
收藏
页码:2991 / 2994
页数:4
相关论文
共 50 条
  • [21] A Soft Error Tolerance Estimation Method for Sequential Circuits
    Yoshimura, Masayoshi
    Akamine, Yusuke
    Matsunaga, Yusuke
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 268 - 276
  • [22] A Fast Statistical Soft Error Rate Estimation Method for Nano-scale Combinational Circuits
    Mohsen Raji
    Behnam Ghavami
    Journal of Electronic Testing, 2016, 32 : 291 - 305
  • [23] A Fast Statistical Soft Error Rate Estimation Method for Nano-scale Combinational Circuits
    Raji, Mohsen
    Ghavami, Behnam
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (03): : 291 - 305
  • [24] Scaling analytical models for soft error rate estimation under a multiple-fault environment
    Hescott, Christian J.
    Ness, Drew C.
    Lija, David J.
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 641 - +
  • [25] Joint Effects of Aging and Process Variations on Soft Error Rate of Nano-Scale Digital Circuits
    Aghadadi, Mohammad Sajjad
    Fazeli, Mahdi
    Beitollahi, Hakem
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (01)
  • [26] An Analytical Approach for Error PMF Characterization in Approximate Circuits
    Sengupta, Deepashree
    Snigdha, Farhana Sharmin
    Hu, Jiang
    Sapatnekar, Sachin S.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (01) : 70 - 83
  • [27] Partial error masking to reduce soft error failure rate in logic circuits
    Mohanram, K
    Touba, NA
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 433 - 440
  • [28] Event-driven Transient Error Propagation: A Scalable and Accurate Soft Error Rate Estimation Approach
    Ebrahimi, Mojtaba
    Seyyedi, Razi
    Chen, Liang
    Tahoori, Mehdi B.
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 743 - 748
  • [29] Analysis of the Soft Error Susceptibility and Failure Rate in Logic Circuits
    AlQuraishi, Eman
    Al-Roomi, May
    Almukhaizim, Sobeeh
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2011, 8 (04) : 388 - 396
  • [30] Gate Resizing for Soft Error Rate Reduction in Nano-scale Digital Circuits Considering Process Variations
    Raji, Mohsen
    Ghavami, Behnam
    Pedram, Hossein
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 445 - 452