Strain induced variability study in Gate-All-Around vertically-stacked horizontal nanosheet transistors

被引:16
|
作者
Mohapatra, E. [1 ]
Dash, T. P. [1 ]
Jena, J. [1 ]
Das, S. [2 ]
Maiti, C. K. [3 ]
机构
[1] Siksha O Anusandhan Deemed Be Univ, Dept Elect & Commun Engn, Bhubaneswar 751030, India
[2] Silicon Inst Technol, Dept Elect & Commun Engn, Bhubaneswar 751024, India
[3] Soura Niloy, Kailash Ghosh Rd, Kolkata 700008, India
关键词
nanosheet FETs; density-gradient (DG) model; work-function engineering; Schrodinger-Poisson; variability; strain engineering; RANDOM DOPANT; SI GATE; NANOWIRE; GRANULARITY; FLUCTUATION; MOSFETS;
D O I
10.1088/1402-4896/ab89f5
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Using physics-based predictive technology CAD simulations, we show the improvements possible in device performance via strain engineering in vertically-stacked horizontal gate-all-around nanosheet Field-Effect transistors (NSFETs), which may outperform conventional FinFETs beyond 7 nm technology node. Effects of mechanical strain on NSFET variability is reported for the first time. We present a novel simulation approach for the analyses of random dopant fluctuation (RDF) and metal grain granularity (MGG) dependent variability in nanosheet transistors. The study encompasses topography simulation, which realistically reproduces a reported experimental nanosheet transistor. Device simulations are based on sub-band Boltzmann transport with 2D Schrodinger equation in the nanosheet cross-section and 1D Boltzmann transport along the nanosheet channel. The effects of mechanical stress and geometry dependence of the electrical characteristics are also reported. Critical design issues are outlined.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] vfTLP Characteristics of ESD Diodes in Bulk Si Gate-All-Around Vertically Stacked Horizontal Nanowire Technology
    Chen, Shih-Hung
    Hellings, Geert
    Scholz, Mirko
    Linten, Dimitri
    Mertens, Hans
    Ritzenthaler, Romain
    Boschke, Roman
    Groeseneken, Guido
    Mocuta, Anda
    Horiguchi, Naoto
    2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,
  • [32] Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET
    Loubet, N.
    Hook, T.
    Montanini, P.
    Yeung, C. -W.
    Kanakasabapathy, S.
    Guillorn, M.
    Yamashita, T.
    Zhang, J.
    Miao, X.
    Wang, J.
    Young, A.
    Chao, R.
    Kang, M.
    Liu, Z.
    Fan, S.
    Hamieh, B.
    Sieg, S.
    Mignot, Y.
    Xu, W.
    Seo, S. -C.
    Yoo, J.
    Mochizuki, S.
    Sankarapandian, M.
    Kwon, O.
    Carr, A.
    Greene, A.
    Park, Y.
    Frougier, J.
    Galatage, R.
    Bao, R.
    Shearer, J.
    Conti, R.
    Song, H.
    Lee, D.
    Kong, D.
    Xu, Y.
    Arceo, A.
    Bi, Z.
    Xu, P.
    Muthinti, R.
    Li, J.
    Wong, R.
    Brown, D.
    Oldiges, P.
    Robison, R.
    Arnold, J.
    Felix, N.
    Skordas, S.
    Gaudiello, J.
    Standaert, T.
    2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T230 - T231
  • [33] Bias Temperature Instability Reliability in Stacked Gate-All-Around Nanosheet Transistor
    Wang, Miaomiao
    Zhang, Jingyun
    Zhou, Huimei
    Southwick, Richard G.
    Chao, Robin Hsin Kuo
    Miao, Xin
    Basker, Veeraraghavan S.
    Yamashita, Tenko
    Guo, Dechao
    Karve, Gauri
    Bu, Huiming
    Stathis, James H.
    2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [34] Impact of Process Variability on Threshold Voltage in Vertically-Stacked Nanosheet TFET
    Han Yuehui
    Han Ru
    Gu Yuefeng
    Feng Liangyou
    Silicon, 2023, 15 : 4529 - 4537
  • [35] BTI Reliability and Time-Dependent Variability of Stacked Gate-All-Around Si Nanowire Transistors
    Chasin, Adrian
    Franco, Jacopo
    Kaczer, Ben
    Putcha, Vamsi
    Weckx, Pieter
    Ritzenthaler, Romain
    Mertens, Hans
    Horiguchi, Naoto
    Linten, Dimitri
    Rzepa, Gerhard
    2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
  • [36] Imaging, Modeling and Engineering of Strain in Gate-All-Around Nanosheet Transitors
    Reboh, S.
    Coquand, R.
    Loubet, N.
    Bernier, N.
    Augendre, E.
    Chao, R.
    Li, J.
    Zhang, J.
    Muthinti, R.
    Boureau, V.
    Yamashita, T.
    Faynot, O.
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [37] Geometrical Variability Impact on the Performance of Sub-3 nm Gate-All-Around Stacked Nanosheet FET
    Yadav, Nisha
    Jadav, Sunil
    Saini, Gaurav
    SILICON, 2022, 14 (16) : 10681 - 10693
  • [38] Impact of Process Variability on Threshold Voltage in Vertically-Stacked Nanosheet TFET
    Han, Yuehui
    Han, Ru
    Gu, Yuefeng
    Feng, Liangyou
    SILICON, 2023, 15 (10) : 4529 - 4537
  • [39] A Study Of Gate-All-Around Transistors By Electron Tomography
    Cherns, P. D.
    Lorut, F.
    Becu, S.
    Dupre, C.
    Tachi, K.
    Cooper, D.
    Chabli, A.
    Ernst, T.
    FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2009, 2009, 1173 : 290 - +
  • [40] SiGe Gate-All-around Nanosheet Reliability
    Zhou, Huimei
    Wang, Miaomiao
    Bao, Ruqiang
    Durfee, Curtis
    Qin, Liqiao
    Zhang, Jingyun
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,